IP Library › Granted Patent US 8,080,741
Granted Patent B2
US 8,080,741 · App. 12/149,522 · Granted Dec 20, 2011

Printed circuit board

Assignee: Samsung Electro-Mechanics Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,080,741
App. No.
12/149,522
Granted
Dec 20, 2011
Kind
B2
Abstract

A printed circuit board, which increases the contact area between an IC and a printed circuit board, thus increasing the degree of adhesion, is disclosed. The printed circuit board includes: an insulation layer which includes a first circuit pattern, including at least one via land, embedded in the upper surface of the insulation layer to be flush with the upper surface, and a second circuit pattern formed in the lower surface of the insulation layer to be flush with the lower surface; a solder resist layer formed on the insulation layer; a via hole and a bump integrally formed on the second circuit pattern through the via hole and the via land such that it protrudes from the insulation layer to be higher than the solder resist layer.

Claims (72)

1. A printed circuit board, comprising:

an insulation layer which includes a first circuit pattern, including at least one via land, embedded in an upper surface of the insulation layer such that it is flush with the upper surface, and a second circuit pattern formed in a lower surface of the insulation layer such that it is formed at a position corresponding to the at least one via land and is flush with the lower surface;

a solder resist layer formed on the insulation layer;

a via hole formed in the insulation layer to electrically connect the via land to the second circuit pattern; and

a bump integrally formed on the second circuit pattern through the via hole and the via land such that it protrudes from the insulation layer to be higher than the solder resist layer,

the bump including a head part and a planar upper surface, and

a lower end of the head part, which is brought into contact with the via land, being larger than a diameter of the via hole but smaller than a diameter of the via land.

2. A printed circuit board, comprising:

an insulation layer which includes a first circuit pattern, including at least one via land, embedded in an upper surface of the insulation layer such that it is flush with the upper surface, and a second circuit pattern formed in a lower surface of the insulation layer such that it is formed at a position corresponding to the at least one via land and is flush with the lower surface;

a solder resist layer formed on the insulation layer;

a via hole formed in the insulation layer to electrically connect the via land to the second circuit pattern; and

a bump integrally formed on the second circuit pattern through the via hole and the via land such that it protrudes from the insulation layer to be higher than the solder resist layer,

the bump including a head part and a concave upper surface having a recess in a center thereof, and

a lower end of the head part, which is brought into contact with the via land, being larger than a diameter of the via hole but smaller than a diameter of the via land.

3. A printed circuit board, comprising:

an insulation layer which includes a first circuit pattern, including at least one via land, embedded in an upper surface of the insulation layer such that it is flush with the upper surface, and a second circuit pattern formed in a lower surface of the insulation layer such that it is formed at a position corresponding to the at least one via land and is flush with the lower surface;

a solder resist layer formed on the insulation layer, the solder resist layer being formed on the insulation layer such that it covers the first circuit pattern but does not cover the via land;

a via hole formed in the insulation layer to electrically connect the via land to the second circuit pattern; and

a bump integrally formed on the second circuit pattern through the via hole and the via land such that it protrudes from the insulation layer to be higher than the solder resist layer.

4. A printed circuit board, comprising:

an insulation layer which includes a first circuit pattern, including at least one via land, embedded in an upper surface of the insulation layer such that it is flush with the upper surface, and a second circuit pattern formed in a lower surface of the insulation layer such that it is formed at a position corresponding to the at least one via land and is flush with the lower surface;

a solder resist layer formed on the insulation layer;

a via hole formed in the insulation layer to electrically connect the via land to the second circuit pattern;

a bump integrally formed on the second circuit pattern through the via hole and the via land such that it protrudes from the insulation layer to be higher than the solder resist layer; and

a plating layer formed on the bump.

5. A printed circuit board, comprising:

an insulation layer which includes a first circuit pattern, including at least one via land, embedded in an upper surface of the insulation layer such that it is flush with the upper surface, and a second circuit pattern formed in a lower surface of the insulation layer such that it is formed at a position corresponding to the at least one via land and is flush with the lower surface;

a solder resist layer formed on the insulation layer;

a via hole formed in the insulation layer to electrically connect the via land to the second circuit pattern;

a bump integrally formed on the second circuit pattern through the via hole and the via land such that it protrudes from the insulation layer to be higher than the solder resist layer; and

a solder layer formed on the bump.

6. A printed circuit board comprising:

an insulation layer;

a first circuit pattern embedded in an upper surface of the insulation layer such that it is flush with the upper surface;

a second circuit pattern embedded in a lower surface of the insulation layer such that it is flush with the lower surface;

a via hole formed in the insulation layer deviating from the first circuit pattern and allowing an upper surface of the second circuit pattern to be exposed therethrough;

a solder resist layer formed on the insulating layer other than the via hole; and

a bump integrally formed on the second circuit pattern through the via hole such that it protrudes from the insulation layer to be higher than the solder resist layer,

the bump including a head part and a planar upper surface, and

a lower end of the head part, which is brought into contact with the via land, being larger than a diameter of the via hole.

7. A printed circuit board comprising:

an insulation layer;

a first circuit pattern embedded in an upper surface of the insulation layer such that it is flush with the upper surface;

a second circuit pattern embedded in a lower surface of the insulation layer such that it is flush with the lower surface;

a via hole formed in the insulation layer deviating from the first circuit pattern and allowing an upper surface of the second circuit pattern to be exposed therethrough;

a solder resist layer formed on the insulating layer other than the via hole; and

a bump integrally formed on the second circuit pattern through the via hole such that it protrudes from the insulation layer to be higher than the solder resist layer,

the bump including a head part and a concave upper surface having a recess in a center thereof, and

a lower end of the head part, which is brought into contact with the via land, being larger than a diameter of the via hole.

8. A printed circuit board comprising:

an insulation layer;

a first circuit pattern embedded in an upper surface of the insulation layer such that it is flush with the upper surface;

a second circuit pattern embedded in a lower surface of the insulation layer such that it is flush with the lower surface;

a via hole formed in the insulation layer deviating from the first circuit pattern and allowing an upper surface of the second circuit pattern to be exposed therethrough;

a solder resist layer formed on the insulating layer other than the via hole; and

a bump integrally formed on the second circuit pattern through the via hole such that it protrudes from the insulation layer to be higher than the solder resist layer, the bump including an overhang-type head part.

9. A printed circuit board comprising:

an insulation layer;

a first circuit pattern embedded in an upper surface of the insulation layer such that it is flush with the upper surface;

a second circuit pattern embedded in a lower surface of the insulation layer such that it is flush with the lower surface;

a via hole formed in the insulation layer deviating from the first circuit pattern and allowing an upper surface of the second circuit pattern to be exposed therethrough;

a solder resist layer formed on the insulating layer other than the via hole;

a bump integrally formed on the second circuit pattern through the via hole such that it protrudes from the insulation layer to be higher than the solder resist layer; and

a plating layer formed on the bump.

10. A printed circuit board comprising:

an insulation layer;

a first circuit pattern embedded in an upper surface of the insulation layer such that it is flush with the upper surface;

a second circuit pattern embedded in a lower surface of the insulation layer such that it is flush with the lower surface;

a via hole formed in the insulation layer deviating from the first circuit pattern and allowing an upper surface of the second circuit pattern to be exposed therethrough;

a solder resist layer formed on the insulating layer other than the via hole;

a bump integrally formed on the second circuit pattern through the via hole such that it protrudes from the insulation layer to be higher than the solder resist layer; and

a solder layer formed on the bump.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2008
From: KANG, MYUNG SAM; KIM, CHIN KWAN
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 020954/0556 →
Priority Claims (1)
KR 10-2007-0060646 · Jun 20, 2007 · national
Continuity (1)
Related Publication 20080314633A1 · Dec 25, 2008