IP Library Granted Patent US 8,089,073
Granted Patent B2
US 8,089,073 · App. 12/877,269 · Granted Jan 3, 2012

Front and backside processed thin film electronic devices

Assignee: Wisconsin Alumni Research Foundation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,089,073
App. No.
12/877,269
Granted
Jan 3, 2012
Kind
B2
Abstract

This invention provides thin film devices that have been processed on their front- and backside. The devices include an active layer that is sufficiently thin to be mechanically flexible. Examples of the devices include back-gate and double-gate field effect transistors, double-sided bipolar transistors and 3D integrated circuits.

Claims (27)

1. A thin film device comprising:

(a) an active layer comprising a single-crystal semiconductor material, the active layer having oppositely facing first and second surfaces, and a thickness of no more than about 500 nm;

(b) a first device component integrated into the first surface of the active layer; and

(c) a second device component integrated into the second surface of the active layer;

wherein the first device component is separated from the second device component by the single-crystal semiconductor material.

2. The device of claim 1 , wherein at least one of the first or second device components is selected from the group consisting of a resistor, an inductor and a capacitor.

3. The device of claim 1 , wherein one of the first or second device components is a transistor.

4. The device of claim 3 , wherein the other of the first or second device components is selected from the group consisting of a resistor, an inductor and a capacitor.

5. The device of claim 1 , wherein the thickness of the active layer is no more than about 300 nm.

6. The device of claim 1 , wherein the thickness of the active layer is no more than about 200 nm.

7. The device of claim 1 , wherein the thickness of the active layer is no more than about 100 nm.

8. A vertically-integrated device comprising:

(a) a bottom active layer comprising a single-crystal semiconductor material, the bottom active layer having oppositely facing first and second surfaces;

(b) a top active layer comprising a single-crystal semiconductor material, the top active layer having oppositely facing first and second surfaces; and

(c) one or more intermediate active layers stacked between the top and bottom active layers, each intermediate active layer having oppositely facing first and second surfaces, at least one of the intermediate active layers having a thickness of no more than about 500 nm;

(d) one or more buried device components integrated into the first surface of the at least one intermediate active layer having a thickness of no more than about 500 nm and one or more buried device components integrated into the second surface of the at least one intermediate active layer having a thickness of no more than about 500 nm;

(e) an isolation layer separating each of the active layers; and

(f) vertically integrated interconnects providing electrical contact to the one or more buried device components;

wherein buried device components integrated into the first surface of the at least one intermediate active layer having a thickness of no more than about 500 nm are separated from buried device components integrated into the second surface of the at least one intermediate active layer having a thickness of no more than about 500 nm by the single-crystal semiconductor material.

9. The device of claim 8 , wherein at least one of the intermediate active layers has a thickness of no more than about 300 nm.

10. The device of claim 8 , wherein at least one of the intermediate active layers has a thickness of no more than about 200 nm.

11. The device of claim 8 , wherein at least one of the intermediate active layers has a thickness of no more than about 100 nm.

12. The device of claim 8 , wherein at least one of the intermediate active layers has a thickness of no more than about 30 nm.

13. The device of claim 8 , wherein each of the intermediate active layers has a thickness of no more than about 300 nm.

14. The device of claim 8 , wherein at least one of the buried device components is selected from the group consisting of a resistor, an inductor and a capacitor.

15. The device of claim 8 , wherein at least one of the buried device components of the first or second surfaces of the intermediate active layer having a thickness of no more than about 500 nm is a transistor.

16. The device of claim 15 , wherein at least one of the buried device components of the other of the first or second surfaces of the intermediate active layer having a thickness of no more than about 500 nm is selected from the group consisting of a resistor, an inductor and a capacitor.

Assignments (1)
CONFIRMATORY LICENSE Recorded Dec 27, 2010
From: WISCONSIN ALUMNI RESEARCH FOUNDATION
To: NATIONAL SCIENCE FOUNDATION
Reel/Frame 025568/0673 →
Continuity (3)
Continuation 12042066 · Mar 4, 2008
Division 11276065 · Feb 13, 2006
Related Publication 20100327355A1 · Dec 30, 2010