IP Library Granted Patent US 8,133,756
Granted Patent B2
US 8,133,756 · App. 12/591,006 · Granted Mar 13, 2012

Chemical-mechanical polishing method for polishing phase-change material and method of fabricating phase-change memory device using the same

Assignee: Samsung Electronics Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,133,756
App. No.
12/591,006
Granted
Mar 13, 2012
Kind
B2
Abstract

A chemical-mechanical polishing (CMP) method of polishing a phase-change material and a method of fabricating a phase-change memory, the CMP method including forming the phase-change material on an activation surface of a semiconductor wafer, and performing a CMP process on the phase-change material using a polishing pad, wherein the performing the CMP process includes reducing a change in the composition of the phase-change material by adjusting, within a predetermined range, a temperature of a region where the semiconductor wafer and the polishing pad contact each other.

Claims (25)

1. A chemical-mechanical polishing (CMP) method of polishing a phase-change material, the method comprising:

forming the phase-change material on an activation surface of a semiconductor wafer; and

performing a CMP process on the phase-change material using a polishing pad,

wherein performing the CMP process includes reducing a change in the composition of the phase-change material by adjusting, within a predetermined range, a temperature of a region where the semiconductor wafer and the polishing pad contact each other.

2. The method as claimed in claim 1 , wherein the predetermined range is about 10° C. to about 30° C.

3. The method as claimed in claim 1 , wherein performing the CMP process includes cooling and supplying slurry.

4. The method as claimed in claim 3 , wherein the slurry is cooled to a temperature of about 5° C. to about 20° C.

5. The method as claimed in claim 3 , wherein a polishing head fixes the semiconductor wafer to the region where the semiconductor wafer and the polishing pad contact each other and the slurry is supplied by a slurry dispenser that is disposed at a circumference of the polishing head.

6. The method as claimed in claim 1 , wherein the CMP process is performed in a polishing chamber, the polishing chamber including a sheath formed of a thermal insulator and a cooling device for cooling the interior of the polishing chamber in order to adjust the temperature of the region where the semiconductor wafer and the polishing pad contact each other within the predetermined range.

7. The method as claimed in claim 1 , wherein the CMP process is performed in a CMP polishing device, the CMP polishing device including a pad conditioner for discharging a cooling gas toward the polishing pad in order to adjust the temperature of the region where the semiconductor wafer and the polishing pad contact each other within the predetermined range.

8. The method as claimed in claim 1 , wherein the semiconductor wafer is fixed to a polishing head, the polishing head including a heat sink that contacts a surface of the semiconductor wafer opposite to the activation surface.

9. The method as claimed in claim 1 , wherein the phase-change material includes at least one of germanium (Ge), antimony (Sb), tellurium (Te), indium (In), or a chalcogenide alloy containing mixtures thereof.

10. A method of fabricating a phase-change memory, the method comprising:

forming the phase-change material on an activation surface of a semiconductor wafer;

performing a CMP process on the phase-change material using a polishing pad; and

forming a memory device from the phase-change material,

wherein the performing the CMP process includes reducing a change in the composition of the phase-change material by adjusting, within a predetermined range, a temperature of a region where the semiconductor wafer and the polishing pad contact each other.

11. The method as claimed in claim 10 , wherein the predetermined range is about 10° C. to about 30° C.

12. The method as claimed in claim 10 , wherein the CMP process includes cooling and supplying slurry.

13. The method as claimed in claim 12 , wherein the slurry is cooled to a temperature of about 5° C. to about 20° C.

14. The method as claimed in claim 12 , wherein a polishing head fixes the semiconductor wafer to the region where the semiconductor wafer and the polishing pad contact each other and the slurry is supplied by a slurry dispenser that is disposed at a circumference of the polishing head.

15. The method as claimed in claim 10 , wherein the CMP process is performed in a polishing chamber, the polishing chamber including a sheath formed of a thermal insulator and a cooling device for cooling the interior of the polishing chamber in order to adjust the temperature of the region where the semiconductor wafer and the polishing pad contact each other within the predetermined range.

16. The method as claimed in claim 10 , wherein the CMP process is performed in a CMP polishing device, the CMP polishing device including a pad conditioner for discharging a cooling gas toward the polishing pad in order to adjust the temperature of the region where the semiconductor wafer and the polishing pad contact each other within the predetermined range.

17. The method as claimed in claim 10 , wherein the semiconductor wafer is fixed to a polishing head, the polishing head including a heat sink that contacts a surface of the semiconductor wafer opposite to the activation surface.

18. The method as claimed in claim 10 , wherein the phase-change material includes at least one of germanium (Ge), antimony (Sb), tellurium (Te), indium (In), or a chalcogenide alloy containing mixtures thereof.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 4, 2009
From: PARK, JOON-SANG; MIN, CHUNG-KI; KIM, DONG-KEUN; JON, YEOL; HWANG, CHANG-SUN; KIM, TAE-EUN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 023511/0993 →
Priority Claims (1)
KR 10-2009-0019846 · Mar 9, 2009 · national
Continuity (1)
Related Publication 20100227435A1 · Sep 9, 2010