IP Library Granted Patent US 8,168,516
Granted Patent B2
US 8,168,516 · App. 12/980,923 · Granted May 1, 2012

Method of fabricating single crystal gallium nitride semiconductor substrate, nitride gallium semiconductor substrate and nitride semiconductor epitaxial substrate

Assignee: Sumitomo Electric Industries, Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,168,516
App. No.
12/980,923
Granted
May 1, 2012
Kind
B2
Abstract

A method of fabricating a single crystal gallium nitride substrate the step of cutting an ingot of single crystal gallium nitride along predetermined planes to make one or more single crystal gallium nitride substrates. The ingot of single crystal gallium nitride is grown by vapor phase epitaxy in a direction of a predetermined axis. Each predetermined plane is inclined to the predetermined axis. Each substrate has a mirror polished primary surface. The primary surface has a first area and a second area. The first area is between an edge of the substrate and a line 3 millimeter away from the edge. The first area surrounds the second area. An axis perpendicular to the primary surface forms an off-angle with c-axis of the substrate. The off-angle takes a minimum value at a first position in the first area of the primary surface.

Claims (25)

1. A method of fabricating a III-group nitride semiconductor device, the method comprising steps of:

cutting an ingot of single crystal gallium nitride along predetermined planes to make one or more single crystal gallium nitride substrates, the ingot of single crystal gallium nitride being grown by vapor phase epitaxy in a direction of a predetermined axis, each predetermined plane being inclined to the predetermined axis, each substrate having a mirror polished primary surface, the primary surface having a first area and a second area, the first area being between an edge of the substrate and a line 3 millimeter away from the edge, the first area surrounding the second area, an axis perpendicular to the primary surface forming an off-angle with c-axis of the substrate, the off-angle taking a minimum value at a first position in the first area of the primary surface;

growing a III-group nitride layer on the primary surface of the substrate;

growing a III-group nitride active layer on the III-group nitride layer after growing the III-group nitride layer;

growing a p-type III-group nitride layer on the III-group nitride active layer after growing the III-group nitride active layer; and

forming a p-type electrode on the p-type III-group nitride layer and an n-type electrode on a backside surface of the substrate.

2. The method according to claim 1 , wherein an axis perpendicular to the primary surface forms an angle greater than zero with c-axis of the substrate.

3. The method according to claim 1 , wherein the off angle takes a maximum value at a second position on the primary surface, and the off angle makes substantially monotonic change on a segment from the first position to the second position.

4. The method according to claim 1 , wherein the off angle takes a nonzero constant value on a curve on the primary surface and the curve terminates at the edge of the primary surface.

5. A method of fabricating a III-group nitride semiconductor device, the method comprising steps of:

slicing an ingot of single crystal gallium nitride along predetermined planes to prepare one or more single crystal gallium nitride slices, each predetermined plane being inclined to a predetermined axis, the ingot of single crystal gallium nitride being grown by vapor phase epitaxy, and each single crystal gallium nitride slice having a slice surface;

performing at least one process of polishing and grinding of the slice surface to form one or more single crystal gallium nitride substrates, each substrate having a primary surface, the primary surface having a first area and a second area, the first area being between an edge of the substrate and a line 3 millimeters away from the edge, the first area surrounding the second area, an axis perpendicular to the primary surface forming an off-angle with c-axis of the substrate, the off-angle taking a minimum value at a first position in the first area of the primary surface;

growing a III-group nitride layer on the primary surface of the substrate;

growing a III-group nitride active layer on the III-group nitride layer after growing the III-group nitride layer;

growing a p-type III-group nitride layer on the III-group nitride active layer after growing the III-group nitride active layer; and

forming a p-type electrode on the p-type III-group nitride layer and an n-type electrode on a backside surface of the substrate.

6. The method according to claim 5 , wherein an axis perpendicular to the primary surface forms an angle greater than zero with c-axis of the substrate.

7. The method according to claim 5 , wherein the off angle takes a maximum value at a second position on the primary surface, and the off angle makes substantially monotonic change on a segment from the first position to the second position.

8. The method according to claim 5 , wherein the off angle takes a nonzero constant value on a curve on the primary surface and the curve terminates at the edge of the primary surface.

9. The method according to claim 1 , wherein the III-group nitride active layer includes one of a multi quantum well (MQW) structure and a single quantum well (SQW) structure.

10. The method according to claim 1 , wherein a conductive type of the III-group nitride layer is n-type.

11. The method according to claim 1 , further comprising a step of growing another p-type III-group nitride layer on the III-group nitride active layer prior to the step of growing the p-type III-group nitride layer.

12. The method according to claim 8 , wherein the III-group nitride active layer includes one of a multi quantum well (MQW) structure and a single quantum well (SQW) structure.

13. The method according to claim 8 , wherein a conductive type of the III-group nitride layer is n-type.

14. The method according to claim 8 , further comprising a step of growing another p-type III-group nitride layer on the III-group nitride active layer prior to the step of growing the p-type III-group nitride layer.

Assignments (1)
NUNC PRO TUNC ASSIGNMENT Recorded Dec 7, 2023
From: SUMITOMO ELECTRIC INDUSTRIES, LTD.
To: MITSUBISHI CHEMICAL CORPORATION
Reel/Frame 065817/0967 →
Continuity (3)
Continuation 12817817 · Jun 17, 2010
Division 11498155 · Aug 3, 2006
Related Publication 20110092052A1 · Apr 21, 2011