IP Library › Granted Patent US 8,199,158
Granted Patent B2
US 8,199,158 · App. 12/157,479 · Granted Jun 12, 2012

Performance allocation method and apparatus

Assignee: Intel Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,199,158
App. No.
12/157,479
Granted
Jun 12, 2012
Kind
B2
Abstract

In accordance with some embodiments, a graphics process frame generation frame rate may be monitored in combination with a utilization or work load metric for the graphics process in order to allocate performance resources to the graphics process and in some cases, between the graphics process and a central processing unit.

Claims (22)

1. An apparatus, comprising:

a central processor to generate frame data;

a graphics processor to receive the frame data from the central processor and to generate rendered frames based on the frame data, wherein the rendered frames are to be provided to a display device; and

a performance allocation engine (PAE) to:

determine a frame rate value associated with a rate at which the graphics processor is rendering frames,

determine a workload value associated with an activity level of the graphics processor,

when (i) the workload value is above a threshold value and (ii) the frame rate is below a threshold rate, add performance resources to the graphics processor, and

when (i) the workload value is below the threshold value and (ii) the frame rate is below the threshold rate, add performance resources to the central processor without adding performance resources to the graphics processor.

2. The apparatus of claim 1 , wherein the performance allocation engine calculates the frame rate value as a moving average based on weighted time-between-frame values associated with a plurality of frames.

3. The apparatus of claim 1 , in which the performance allocation engine is implemented as executable instructions in a graphics processor driver.

4. The apparatus of claim 1 , in which the central processor comprises multiple cores, one or more of which is to generate the frame data.

5. The apparatus of claim 1 , in which the performance resources include operating frequency.

6. A method associated with a central processor generating frame data and a graphics processor receiving the frame data and generating rendered frames based on the frame data, comprising:

determining, by a performance allocation engine, a frame rate value associated with a rate at which the graphics processor is rendering frames,

determining, by the performance allocation engine, a workload value associated with an activity level of the graphics processor,

when (i) the workload value is above a threshold value and (ii) the frame rate is below a threshold rate, adding, by the performance allocation engine, performance resources to the graphics processor,

when (i) the workload value is below the threshold value and (ii) the frame rate is below the threshold rate, adding, by the performance allocation engine, performance resources to the central processor, and

when (ii) the workload value is below the threshold value and (ii) the frame rate is above the threshold rate, removing, by the performance allocation engine, performance resources from the graphics processor and adding performance resources to the central processor without adding performance resources to the graphics processor.

7. The method of claim 6 , in which determining the workload value comprises determining if frame rendering units in the graphics processor are active for a substantial amount of time.

8. The method of claim 7 , further comprising determining if a sufficient number of frame rendering units are substantially active.

9. The method of claim 6 , in which determining the workload value comprises monitoring whether or not the graphics processor is idle.

10. The method of claim 9 , further comprising determining an idle duty cycle for the graphics processor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 13, 2011
From: SAMSON, ERIC; RAMADOSS, MURALI
To: INTEL CORPORATION
Reel/Frame 026893/0517 →
Continuity (1)
Related Publication 20090309885A1 · Dec 17, 2009