IP Library › Granted Patent US 8,232,843
Granted Patent B2
US 8,232,843 · App. 12/644,984 · Granted Jul 31, 2012

Matrix structure oscillator

Assignee: STMicroelectronics International N.V.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,232,843
App. No.
12/644,984
Granted
Jul 31, 2012
Kind
B2
Abstract

An oscillator having a plurality of operatively coupled ring oscillators arranged in hyper-matrix architecture. The operatively coupled ring oscillators are either identical or non-identical and are coupled through a common inverter or tail current transistors. Due to the arrangement of the ring oscillators in a hyper-matrix structure, the ring oscillators are synchronized and resist any variation in frequency or phase thereby maintaining a consistent phase noise performance

Claims (9)

1. A system, comprising:

a plurality of cross-coupled all digital phase locked loop (ADPLL) circuits, each ADPLL circuit structured to output a clock signal, and each ADPLL circuit including:

an oscillator having an input terminal and an output terminal, the oscillator having a matrix structure formed of a plurality of oscillator cells, each oscillator cell having a central oscillator and a plurality of ring oscillators that are each coupled to the central oscillator and coupled in series to one another, the oscillator configured to output the clock signal on the output terminal of the oscillator; and

a phase frequency detector having an input terminal coupled to the output terminal of the oscillator of the ADPLL circuit, the phase frequency detector structured to receive the clock signals from the ADPLL circuits and having an output terminal coupled to the input terminal of the oscillator of the ADPLL circuit, the phase frequency detector structured to align a phase of the clock signal received from the oscillator of the ADPLL circuit to a phase of the clock signals received from the other ADPLL circuits.

2. The system of claim 1 wherein the plurality of ring oscillators each have a same number of stages.

3. The system of claim 1 wherein the plurality of ring oscillators each have a varying number of stages among them.

4. The system of claim 1 wherein the plurality of ring oscillators are heterogeneously phase coupled to each other.

5. The system of claim 1 wherein the plurality of ring oscillators are coupled in a linear configuration or nonlinear configuration.

6. The system of claimed in claim 1 wherein the plurality of ring oscillators are coupled through a common inverter.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 18, 2012
From: STMICROELECTRONICS PVT LTD.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 028395/0077 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 10, 2010
From: DUBEY, PRASHANT
To: STMICROELECTRONICS PVT. LTD.
Reel/Frame 024058/0735 →
Priority Claims (1)
IN 2908/2008 · Dec 22, 2008 · national
Continuity (1)
Related Publication 20100156543A1 · Jun 24, 2010