IP Library Granted Patent US 8,357,921
Granted Patent B2
US 8,357,921 · App. 12/536,817 · Granted Jan 22, 2013

Integrated three-dimensional semiconductor system comprising nonvolatile nanotube field effect transistors

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,357,921
App. No.
12/536,817
Granted
Jan 22, 2013
Kind
B2
Abstract

Field programmable device (FPD) chips with large logic capacity and field programmability that are in-circuit programmable are described. FPDs use small versatile nonvolatile nanotube switches that enable efficient architectures for dense low power and high performance chip implementations and are compatible with low cost CMOS technologies and simple to integrate.

Claims (6)

1. An integrated three-dimensional semiconductor system comprising:

a base level comprising a substrate;

at least one level above the substrate comprising an insulating layer and at least one nanotube field effect transistor on the insulating layer, each nanotube field effect transistor comprising:

a nanotube fabric, being substantially free of metallic nanotubes and having a plurality of semiconducting nanotubes, the nanotube fabric having a source region and a drain region, wherein the source region and drain region are in a spaced relation relative to one another and wherein the spaced relation defines a channel region in the nanotube fabric; and

a gate element electrically coupled to the channel region, wherein the gate element modulates the conductivity of the channel region such that a conductive pathway is formed or unformed between the source and drain in response to electrical stimulus.

2. The integrated three-dimensional semiconductor system of claim 1 , further comprising at least one interconnection network connecting a first circuit of the base level with a second circuit of the at least one level, and wherein the interconnect network comprises at least one of a fixed interconnection network and a programmable interconnection network.

Assignments (2)
RELEASE OF SECURITY INTEREST IN PATENTS Recorded Jul 8, 2021
From: SILICON VALLEY BANK
To: NANTERO, INC.
Reel/Frame 056790/0001 →
INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Nov 11, 2020
From: NANTERO, INC.
To: SILICON VALLEY BANK
Reel/Frame 054383/0632 →