IP Library › Granted Patent US 8,390,983
Granted Patent B2
US 8,390,983 · App. 12/766,161 · Granted Mar 5, 2013

Multilayer ceramic capacitor

Inventors: Ji Hun Jeong (Gyunggi-do, KR); Hyo Jung Kim (Gyunggi-do, KR); Dong Ik Chang (Gyunggi-do, KR); Doo Young Kim (Gyunggi-do, KR)
Assignee: Samsung Electronics Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,390,983
App. No.
12/766,161
Granted
Mar 5, 2013
Kind
B2
Abstract

Disclosed is a multilayer ceramic capacitor. The multilayer ceramic capacitor includes a capacitive part including a plurality of dielectric layers and first and second internal electrodes that are laminated in an alternating manner, wherein one set of ends of the first internal electrodes and the other set of ends of the second internal electrodes are exposed in a lamination direction in which the dielectric layers are laminated, a protective layer formed on at least one of top and bottom surfaces of the capacitive part, including a plurality of pores having an average pore size of 0.5 μm to 3 μm, and having a porosity of 2% to 10%, and first and second external electrodes electrically connected to the first and second internal electrodes exposed in the lamination direction of the dielectric layers.

Claims (8)

1. A multilayer ceramic capacitor comprising:

a capacitive part including a plurality of dielectric layers and first and second internal electrodes that are laminated in an alternating manner, wherein one set of ends of the first internal electrodes and the other set of ends of the second internal electrodes are exposed in a lamination direction in which the dielectric layers are laminated;

a protective layer formed on at least one of top and bottom surfaces of the capacitive part, including a plurality of pores having an average pore size of 0.5 μm to 3 μm, and having a porosity of 2% to 10%; and

first and second external electrodes electrically connected to the first and second internal electrodes exposed in the lamination direction of the dielectric layers.

2. The multilayer ceramic capacitor of claim 1 , wherein the protective layer includes barium titanate (BaTiO 3 )-based ceramic particles, lead complex perovskite-based ceramic particles, or strontium titanate (SrTiO 3 )-based ceramic particles.

3. The multilayer ceramic capacitor of claim 1 , wherein the protective layer includes ceramic particles having an average particle size of 0.1 μm to 0.3 μm.

4. The multilayer ceramic capacitor of claim 1 , wherein the capacitive part has a porosity of 1% or less.

5. The multilayer ceramic capacitor of claim 1 , wherein the capacitive part has a thickness of 50 μm to 2000 μm, and the protective layer has a thickness of 10 μm to 100 μm.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 23, 2010
From: JEONG, JI HUN; KIM, HYO JUNG; CHANG, DONG IK; KIM, DOO YOUNG
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 024280/0234 →
Priority Claims (1)
KR 10-2009-0122198 · Dec 10, 2009 · national
Continuity (1)
Related Publication 20110141660A1 · Jun 16, 2011