IP Library Granted Patent US 8,436,796
Granted Patent B2
US 8,436,796 · App. 12/385,795 · Granted May 7, 2013

Method of reducing off-current of a thin film transistor for display device and circuit for the same

Inventors: Hun Jeoung (Gyeongsangbuk-do, KR); Sung-Hak Lee (Gyeongsangbuk-do, KR)
Assignee: LG Display Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,436,796
App. No.
12/385,795
Granted
May 7, 2013
Kind
B2
Abstract

A method of applying an OFF-state offset to a display device includes: supplying a ground voltage from a data driving circuit; to a source electrode of a thin film transistor supplying a gate voltage from a gate driving circuit to a gate electrode of the thin film transistor, the gate voltage turning off the thin film transistor; and supplying an AC voltage to a drain electrode of the thin film transistor.

Claims (10)

1. A method of applying an OFF-state offset to a display device, comprising:

supplying an AC voltage from a data driving circuit to a source electrode of a thin film transistor;

supplying a gate voltage from a gate driving circuit to a gate electrode of the thin film transistor, the gate voltage turning off the thin film transistor; and

supplying a DC voltage to a drain electrode of the TFT turned off by the gate voltage, wherein the DC voltage is supplied, via a common line, to the drain electrode through a storage capacitor connected to the drain electrode, and wherein the common line is connected to a common electrode of a liquid crystal capacitor,

wherein the method of applying the OFF-state offset to the display device is performed in manufacturing the display device to stabilize the TFT.

2. The method according to claim 1 , further comprising supplying a first DC voltage to the gate driving circuit from an external circuit connected to the gate driving circuit and the data driving circuit.

3. The method according to claim 2 , wherein the gate driving circuit includes a shift register and the first DC voltage is input to the shift register.

4. The method according to claim 3 , wherein the first DC voltage is one of 10V and −8V.

5. The method according to claim 1 , wherein the source electrode is connected to the data driving circuit through a data line and the gate electrode is connected to the gate driving circuit through a gate line.

6. The method according to claim 1 , wherein the AC voltage has a maximum value of +1V and a minimum value of −1V.

Assignments (2)
CHANGE OF NAME Recorded Feb 5, 2013
From: LG.PHILIPS LCD CO., LTD.
To: LG DISPLAY CO., LTD.
Reel/Frame 029753/0132 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 21, 2009
From: JEOUNG, HUN; LEE, SUNG-HAK
To: LG.PHILIPS LCD CO., LTD.
Reel/Frame 022737/0222 →
Priority Claims (1)
KR 10-2003-0040752 · Jun 23, 2003 · national
Continuity (2)
Division 10865798 · Jun 14, 2004
Related Publication 20090267929A1 · Oct 29, 2009