IP Library › Granted Patent US 8,467,256
Granted Patent B2
US 8,467,256 · App. 12/998,996 · Granted Jun 18, 2013

Electronic circuit

Inventor: Tadahiro Kuroda (Kanagawa, JP)
Assignee: Keio University
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,467,256
App. No.
12/998,996
Granted
Jun 18, 2013
Kind
B2
Abstract

An electronic circuit for which a coil 22 is disposed overlapping with a memory array region to carry out communications by inductive coupling between stacked and mounted chips by the coil 22 . Because intersections 1 and 2 between the coil 22 and a bit line 15 are located at a pair of positions that are equal to each other in wiring length from both terminals a and g of the coil 22 , interference from the bit line 15 to the coil 22 results in the same phase and same amplitude at both ends of the coil 22 , and can thus be eliminated by a differential amplifier. Thereby, a coil antenna can be disposed so that, even when a coil antenna to carry out communications by inductive coupling is disposed overlapping with a memory array region, little interference occurs from a memory array wiring to communications by the coil antenna.

Claims (8)

1. An electronic circuit including, on a substrate, a memory array for storing information, and a coil antenna formed by a metal wiring layer being overlapped with a region where said memory array exists, wherein

positions where a wiring formed by a metal wiring layer adjacent to the metal wiring layer that forms the coil antenna thereover or thereunder and the coil antenna intersect with each other on a plan view consist of a pair of positions that are equal to each other in wiring length from both terminals of the coil antenna.

2. The electronic circuit according to claim 1 , wherein the wiring that intersects with the coil antenna is a bit line, word line, or column selecting line of the memory array.

3. The electronic circuit according to claim 1 , wherein a differential amplifier that amplifies a signal received by said coil antenna is connected to the coil antenna.

4. The electronic circuit according to claim 1 , comprising a transmitter that is connected to the coil antenna, and drives a current flowing to said coil antenna in accordance with transmission data while holding potential at a center of said coil antenna at a predetermined potential.

5. The electronic circuit according to claim 2 , wherein a differential amplifier that amplifies a signal received by said coil antenna is connected to the coil antenna.

6. The electronic circuit according to claim 2 , comprising a transmitter that is connected to the coil antenna, and drives a current flowing to said coil antenna in accordance with transmission data while holding potential at a center of said coil antenna at a predetermined potential.

7. The electronic circuit according to claim 5 , comprising a transmitter that is connected to the coil antenna, and drives a current flowing to said coil antenna in accordance with transmission data while holding potential at a center of said coil antenna at a predetermined potential.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2016
From: KEIO UNIVERSITY
To: THRUCHIP JAPAN INC.
Reel/Frame 039529/0854 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2011
From: KURODA, TADAHIRO
To: KEIO UNIVERSITY
Reel/Frame 026579/0966 →
Priority Claims (1)
JP 2008-333107 · Dec 26, 2008 · national
Continuity (1)
Related Publication 20110255352A1 · Oct 20, 2011