IP Library › Granted Patent US 8,492,255
Granted Patent B2
US 8,492,255 · App. 12/986,107 · Granted Jul 23, 2013

Trenched Schottky diode and method of forming a trenched Schottky diode

Inventors: Sheldon D. Haynie (San Martin, CA); Ann Gabrys (Santa Clara, CA)
Assignee: National Semiconductor Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,492,255
App. No.
12/986,107
Granted
Jul 23, 2013
Kind
B2
Abstract

A Schottky diode with a small footprint and a high-current carrying ability is fabricated by forming an opening that extends into an n-type semiconductor material. The opening is then lined with a metallic material such as platinum. The metallic material is then heated to form a salicide region where the metallic material touches the n-type semiconductor material.

Claims (16)

1. A method of forming a Schottky structure in a wafer having a semiconductor material, the method comprising:

forming an opening in the semiconductor material that extends down from a top surface of the semiconductor material into the semiconductor material, the semiconductor material having a first conductivity type;

depositing a metal layer that touches the semiconductor material in the opening;

heating the metal layer to form a salacide region that touches the semiconductor material in the opening

implanting the semiconductor material with a dopant of a second conductivity type to form a guard ring, the guard ring horizontally surrounding the opening;

forming a hard mask that touches the top surface of the semiconductor material before the opening is formed in the semiconductor material, the hard mask exposing a region of the top surface of the semiconductor material;

wherein the region of the semiconductor material exposed by the hard mask is etched to form the opening in the semiconductor material;

also wherein the metal layer is deposited to touch the hard mask and the guard ring;

removing the metal layer from a top surface of the hard mask after the salacide region has been formed; and

removing the hard mask from the top surface of the semiconductor material after the salacide region has been formed.

2. The method of claim 1 wherein the wafer includes a contact region of a second conductivity type, the opening touching and extending through the contact region and into the semiconductor material;

an isolation structure that touches the contact region;

forming a hard mask on the isolation structure before the opening is formed, the hard mask exposing a region of a top surface of the isolation structure;

wherein the metal layer is deposited to touch the hard mask and the contact region;

removing the metal layer from a top surface of the hard mask after the salacide region has been formed; and

further comprising removing the hard mask from the top surface of the isolation structure after the salacide region has been formed.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2011
From: HAYNIE, SHELDON D.; GABRYS, ANN
To: NATIONAL SEMICONDUCTOR CORPORATION
Reel/Frame 025634/0103 →
Continuity (1)
Related Publication 20120175724A1 · Jul 12, 2012