IP Library Granted Patent US 8,518,739
Granted Patent B2
US 8,518,739 · App. 12/615,615 · Granted Aug 27, 2013

Semiconductor device and method for manufacturing the same

Inventors: Hidekazu Miyairi (Isehara, JP); Takeshi Osada (Oshiro, JP); Kengo Akimoto (Atsugi, JP); Shunpei Yamazaki (Setagaya, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,518,739
App. No.
12/615,615
Granted
Aug 27, 2013
Kind
B2
Abstract

As a display device has a higher definition, the number of pixels, gate lines, and signal lines are increased. When the number of the gate lines and the signal lines are increased, there occurs a problem that it is difficult to mount an IC chip including a driver circuit for driving the gate and signal lines by bonding or the like, whereby manufacturing cost is increased. A pixel portion and a driver circuit for driving the pixel portion are provided over the same substrate, and at least part of the driver circuit includes a thin film transistor using an oxide semiconductor interposed between gate electrodes provided above and below the oxide semiconductor. Therefore, when the pixel portion and the driver circuit are provided over the same substrate, manufacturing cost can be reduced.

Claims (13)

1. A method for manufacturing a semiconductor device, comprising:

forming a first gate electrode over an insulating surface;

forming a first insulating layer over the first gate electrode;

forming a first source region or a first drain region over the first insulating layer;

forming a source electrode or a drain electrode over the first source region or the first drain region;

forming a second source region or a second drain region over the source electrode or the drain electrode;

forming an oxide semiconductor layer over the second source region and the second drain region after plasma treatment is performed on the first insulating layer, the second source region, and the second drain region;

forming a second insulating layer covering the oxide semiconductor layer; and

forming a second gate electrode over the second insulating layer.

2. A method for manufacturing a semiconductor device according to claim 1 , wherein the semiconductor device is incorporated into one selected from the group consisting of an electronic paper, a portable information terminal device, a camera, a computer, a television set, a digital photo frame, and a mobile phone.

3. A method for manufacturing a semiconductor device according to claim 1 , wherein reverse sputtering in which an argon gas is introduced and plasma is generated with an RF power is performed, so that the first insulating layer is subjected to the plasma treatment.

4. A method for manufacturing a semiconductor device according to claim 1 , further comprising performing heat treatment after the formation of the oxide semiconductor layer.

5. A method for manufacturing a semiconductor device according to claim 4 , wherein the heat treatment is performed in a nitrogen atmosphere at 200 to 600° C.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 10, 2009
From: MIYAIRI, HIDEKAZU; OSADA, TAKESHI; AKIMOTO, KENGO; YAMAZAKI, SHUNPEI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 023496/0349 →
Priority Claims (1)
JP 2008-291329 · Nov 13, 2008 · national
Continuity (1)
Related Publication 20100117079A1 · May 13, 2010