IP Library Granted Patent US 8,546,265
Granted Patent B2
US 8,546,265 · App. 12/997,942 · Granted Oct 1, 2013

Method, apparatus and program for manufacturing silicon structure

Inventors: Yoshiyuki Nozawa (Nishinomiya, JP); Takashi Yamamoto (Takarazuka, JP)
Assignee: SPP Technologies Co., Ltd.
B81C1/00619H01L21/30655B81C1/00531H01L21/3065B81C1/00626B81B2203/033
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,546,265
App. No.
12/997,942
Granted
Oct 1, 2013
Kind
B2
Abstract

A method for manufacturing a silicon structure according to the present invention includes, in a so-called dry-etching process wherein gas-switching is employed, the steps of: etching a portion in the silicon region at a highest etching rate under a high-rate etching condition such that the portion does not reach the etch stop layer; subsequently etching under a transition etching condition in which an etching rate is decreased with time from the highest etching rate in the high-rate etching condition; and thereafter, etching the silicon region under a low-rate etching condition of a lowest etching rate in the transition etching condition.

Claims (17)

1. A method for manufacturing a silicon structure, the method comprising, in a process of etching a silicon region in a substrate provided with an etch stop layer with use of plasmas generated by alternately supplying an etching gas and an organic deposit forming gas, to thereby form a first opening and a second opening in the silicon region, the second opening being smaller in width than the first opening, the method comprising the steps of:

etching a portion in the silicon region at a highest etching rate under a high-rate etching condition such that the portion does not reach the etch stop layer;

subsequently etching under a transition etching condition in which an etching rate is decreased with time-dependently from the highest etching rate in the high-rate etching condition; and

thereafter, etching the silicon region under a low-rate etching condition of a lowest etching rate in the transition etching condition until the second opening reaches the etch stop layer.

2. The method for manufacturing a silicon structure according to claim 1 , wherein in the transition etching condition, the etching rate is decreased substantially linearly.

3. A recording medium having a manufacturing program being stored thereon, the manufacturing program comprising, in a process of etching a silicon region in a substrate provided with an etch stop layer with use of plasmas generated by alternately supplying an etching gas and an organic deposit forming gas, to thereby form a first opening and a second opening in the silicon region, the second opening being smaller in width than the first opening, the manufacturing program, when executed by a computer, causing the computer to perform the steps of:

control etching of a portion in the silicon region at a highest etching rate under a high-rate etching condition such that the portion does not reach the etch stop layer;

control subsequent etching under a transition etching condition in which an etching rate is decreased with time from the highest etching rate in the high-rate etching condition; and

thereafter, control etching the silicon region under a low-rate etching condition of a lowest etching rate in the transition etching condition until the second opening reaches the etch stop layer.

4. An apparatus for manufacturing a silicon structure, comprising:

a control unit in which is stored a program comprising, in a process of etching a silicon region in a substrate provided with an etch stop layer with use of plasmas generated by alternately supplying an etching gas and an organic deposit forming gas, to thereby form a first opening and a second opening in the silicon region, the second opening being smaller in width than the first opening, the program, when executed by the control unit, causing the control unit to perform the steps of:

control etching of a portion in the silicon region at a highest etching rate under a high-rate etching condition such that the portion does not reach the etch stop layer;

control subsequent etching under a transition etching condition in which an etching rate is decreased with time from the highest etching rate in the high-rate etching condition; and

thereafter, control etching of the silicon region under a low-rate etching condition of a lowest etching rate in the transition etching condition until the second opening reaches the etch stop layer.

5. An apparatus for manufacturing a silicon structure, comprising:

a control unit which uses the recording medium of claim 3 for controlling the apparatus for manufacturing a silicon structure.

6. The method according to claim 1 , wherein the low-rate etching results in etching of the second opening down to the etch stop layer, while at a same time causing little if any excess etching of the first opening that has been previously etched down to the etch stop layer.

Assignments (4)
CHANGE OF ADDRESS Recorded Sep 10, 2020
From: SPP TECHNOLOGIES CO., LTD.
To: SPP TECHNOLOGIES CO., LTD.
Reel/Frame 053745/0626 →
CHANGE OF ADDRESS Recorded Jun 25, 2013
From: SPP TECHNOLOGIES CO., LTD. (FORMERLY OF OFFICE TOWER Y 8F, 8-11, HARUMI 1-CHOME, CHUO-KU, TOKYO)
To: SPP TECHNOLOGIES CO., LTD.
Reel/Frame 030677/0353 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 3, 2012
From: SUMITOMO PRECISION PRODUCTS CO., LTD.
To: SPP TECHNOLOGIES CO., LTD.
Reel/Frame 027650/0116 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2010
From: NOZAWA, YOSHIYUKI; YAMAMOTO, TAKASHI
To: SUMITOMO PRECISION PRODUCTS CO., LTD.
Reel/Frame 025491/0139 →
Priority Claims (1)
JP 2008-158869 · Jun 18, 2008 · national
Continuity (1)
Related Publication 20110097903A1 · Apr 28, 2011