IP Library › Granted Patent US 8,610,697
Granted Patent B2
US 8,610,697 · App. 12/585,129 · Granted Dec 17, 2013

Semiconductor integrated circuit, self-luminous display panel module, electronic apparatus, and method for driving power supply line

Inventors: Hiroshi Hasegawa (Kanagawa, JP); Teppei Isobe (Kanagawa, JP)
Assignee: Sony Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,610,697
App. No.
12/585,129
Granted
Dec 17, 2013
Kind
B2
Abstract

Disclosed herein is a semiconductor integrated circuit including a power supply line drive circuit configured to drive power supply lines connected to pixels that are arranged in a matrix on a self-luminous display panel.

Claims (30)

1. A semiconductor integrated circuit comprising:

a power supply line drive circuit configured to drive power supply lines connected to pixels that are arranged in a matrix on a self-luminous display panel, wherein

in an emission period of a self-luminous element, the power supply line drive circuit supplies, to one of the power supply lines that is directly connected to a current terminal of a drive transistor in at least one of the pixels, a first drive potential giving maximum drive amplitude and a second drive potential that gives intermediate drive amplitude and has a waveform shaped into a pulse form in such a way that a predetermined peak luminance level is obtained in the emission period whose both end positions are fixed, and

in a non-emission period of the self-luminous element, the power supply line drive circuit supplies, to the power supply line, a third drive potential for setting the self-luminous element to a non-emission state.

2. The semiconductor integrated circuit according to claim 1 , wherein

the power supply line drive circuit adjusts the peak luminance level through variable control of the number of times of output of the second drive potential.

3. The semiconductor integrated circuit according to claim 1 , wherein

the power supply line drive circuit adjusts the peak luminance level through variable control of an output period length of each of the first and second drive potentials.

4. The semiconductor integrated circuit according to claim 1 , wherein

the power supply line drive circuit concentrates output timings of the second drive potential near both ends of the emission period if priority is put on improvement in moving image displaying, and concentrates output timings of the second drive potential near a center of the emission period if priority is put on suppression of flicker.

5. A semiconductor integrated circuit comprising:

a drive timing generator configured to generate timings of driving of power supply lines connected to pixels that are arranged in a matrix on a self-luminous display panel, wherein

in an emission period of a self-luminous element, the drive timing generator supplies, to one of the power supply lines that is directly connected to a current terminal of a drive transistor in at least one of the pixels, a first drive potential giving maximum drive amplitude and a second drive potential that gives intermediate drive amplitude and has a waveform shaped into a pulse form in such a way that a predetermined peak luminance level is obtained in the emission period whose both end positions are fixed.

6. A self-luminous display panel module comprising:

a pixel array section configured to have a pixel structure corresponding to an active-matrix drive system;

a signal line drive circuit configured to drive signal lines;

a write control line drive circuit configured to control potential writing to pixels arranged in a matrix in the pixel array section;

a power supply line drive circuit configured to supply, to a power supply line directly connected to a current terminal of a drive transistor in at least one of the pixels, a first drive potential giving maximum drive amplitude and a second drive potential that gives intermediate drive amplitude and has a waveform shaped into a pulse form in an emission period of a self-luminous element, and a third drive potential for setting the self-luminous element to a non-emission state in a non-emission period of the self-luminous element; and

a drive timing generator configured to drive the power supply line drive circuit in such a way that a predetermined peak luminance level is obtained in the emission period whose both end positions are fixed.

7. An electronic apparatus comprising:

a pixel array section configured to have a pixel structure corresponding to an active-matrix drive system;

a signal line drive circuit configured to drive signal lines;

a write control line drive circuit configured to control potential writing to pixels arranged in a matrix in the pixel array section;

a power supply line drive circuit configured to supply, to a power supply line directly connected to a current terminal of a drive transistor in at least one of the pixels, a first drive potential giving maximum drive amplitude and a second drive potential that gives intermediate drive amplitude and has a waveform shaped into a pulse form in an emission period of a self-luminous element, and a third drive potential for setting the self-luminous element to a non-emission state in a non-emission period of the self-luminous element;

a drive timing generator configured to drive the power supply line drive circuit in such a way that a predetermined peak luminance level is obtained in the emission period whose both end positions are fixed;

a system controller configured to control operation of an entire system; and

an operation input unit for the system controller.

8. A method for driving power supply lines connected to pixels that are arranged in a matrix on a self-luminous display panel, the method comprising the steps of:

in an emission period of a self-luminous element, supplying, to one of the power supply lines that is directly connected to a current terminal of a drive transistor in at least one of the pixels, a first drive potential giving maximum drive amplitude and a second drive potential that gives intermediate drive amplitude and has a waveform shaped into a pulse form in such a way that a predetermined peak luminance level is obtained in the emission period whose both end positions are fixed; and

in a non-emission period of the self-luminous element, supplying, to the power supply line, a third drive potential for setting the self-luminous element to a non-emission state.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2009
From: HASEGAWA, HIROSHI; ISOBE, TEPPEI
To: SONY CORPORATION
Reel/Frame 023232/0250 →
Priority Claims (1)
JP 2008-256931 · Oct 2, 2008 · national
Continuity (1)
Related Publication 20100085341A1 · Apr 8, 2010