IP Library Granted Patent US 8,629,040
Granted Patent B2
US 8,629,040 · App. 13/298,112 · Granted Jan 14, 2014

Methods for epitaxially growing active regions between STI regions

Inventors: Kai-Tai Chang (Kaohsiung, TW); Yi-Shan Chen (Tainan, TW); Hsin-Chih Chen (Tucheng, TW); Chih-Hsin Ko (Fongshan, TW); Clement Hsingjen Wann (Carmel, NY)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,629,040
App. No.
13/298,112
Granted
Jan 14, 2014
Kind
B2
Abstract

A method includes forming a hard mask over a substrate, patterning the hard mask to form a first plurality of trenches, and filling a dielectric material into the first plurality of trenches to form a plurality of dielectric regions. The hard mask is removed from between the plurality of dielectric regions, wherein a second plurality of trenches is left by the removed hard mask. An epitaxy step is performed to grow a semiconductor material in the second plurality of trenches.

Claims (24)

1. A method comprising:

forming a hard mask over a substrate;

patterning the hard mask to form a first plurality of trenches;

filling a dielectric material into the first plurality of trenches to form a plurality of dielectric regions;

removing the hard mask from between the plurality of dielectric regions, wherein a second plurality of trenches is left by the removed hard mask; and

performing an epitaxy step to grow a semiconductor material in the second plurality of trenches.

2. The method of claim 1 , wherein the step of patterning the hard mask comprises:

forming a mandrel layer over the hard mask;

patterning the mandrel layer to form a plurality of mandrels;

forming a spacer layer comprising top portions on top surfaces of the plurality of mandrels and sidewall portions on sidewalls of the plurality of mandrels;

etching the spacer layer to remove the top portions of the spacer layer, wherein parts of the sidewall portions of the spacer layer are left un-etched; and

etching the hard mask using the parts of the sidewall portions of the spacer layer as an etching mask.

3. The method of claim 1 further comprising:

before the step of forming the hard mask, forming a pad oxide layer over the substrate; and

after the step of removing the hard mask and before the step of performing the epitaxy step, etching portions of the pad oxide layer to expose a top surface of the substrate.

4. The method of claim 1 , wherein the substrate comprises a semiconductor material.

5. The method of claim 1 , wherein the substrate and the semiconductor material grown in the epitaxy step are formed of essentially a same material.

6. The method of claim 5 , wherein the substrate is a crystalline silicon substrate, and the semiconductor material is formed of crystalline silicon.

7. The method of claim 1 further comprising, forming a transistor at a top surface of one of the semiconductor material.

8. The method of claim 1 , wherein the second plurality of trenches extends into the dielectric regions, with bottoms of the second plurality of trenches lower than top surfaces of the dielectric regions.

9. The method of claim 1 further comprising, after the epitaxy step, forming a gate stack of a transistor over the semiconductor material.

10. The method of claim 3 , wherein the semiconductor material is grown from the top surface of the substrate, with a bottom surface of the semiconductor material in physical contact with the top surface of the substrate.

11. The method of claim 1 , wherein the hard mask is formed over a planar top surface of the substrate, and wherein after the patterning the hard mask, the first plurality of trenches have bottom surfaces level with or higher than the planar top surface of the substrate.

12. The method of claim 11 , wherein entireties of the dielectric material are deposited over the planar top surface of the substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 23, 2011
From: CHANG, KAI-TAI; CHEN, YI-SHAN; CHEN, HSIN-CHIH; KO, CHIH-HSIN; WANN, CLEMENT HSINGJEN
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 027275/0827 →
Continuity (1)
Related Publication 20130122686A1 · May 16, 2013