IP Library Granted Patent US 8,659,846
Granted Patent B2
US 8,659,846 · App. 13/448,218 · Granted Feb 25, 2014

Inter-track interference cancelation in the presence of frequency offset

Inventors: Naveen Kumar (San Jose, CA); Jason Bellorado (San Jose, CA); Marcus Marrow (San Jose, CA); Kai Keung Chan (Fremont, CA)
Assignee: SK hynix memory solutions inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,659,846
App. No.
13/448,218
Granted
Feb 25, 2014
Kind
B2
Abstract

An initial phase offset between a center track and a side track is determined. An initial side track pulse shape is determined using the initial phase offset and side track interference. The initial side track pulse shape minimizes a contribution of the side track interference to a center track bit. The contribution of the side track interference is removed from the center track bit using the initial side track pulse shape and the side track interference.

Claims (103)

1. A method, comprising:

determining an initial phase offset between a center track and a side track;

using a processor to determine an initial side track pulse shape, using the initial phase offset and side track interference, wherein the initial side track pulse shape minimizes a contribution of the side track interference to a center track bit; and

removing the contribution of the side track interference from the center track bit using the initial side track pulse shape and the side track interference.

2. The method of claim 1 , wherein the center track and the side track are associated with a shingled magnetic recording (SMR) system.

3. The method of claim 1 , wherein determining the initial phase offset includes using

L

^

N

-

1

=

m

^

N

-

1

+

L

2

+

1

,

where {circumflex over (m)} N−1 =arg max m s m N−1 and s m N−1 =Σ i=0 L |C i+m N−1 |.

4. The method of claim 1 , wherein using the processor to determine the initial side track pulse shape includes using a correlation metric C m N−1 =Σ k=1 T y k N b k−m N−1 , where T is a number of samples used for the correlation.

5. The method of claim 1 , wherein determining the initial phase offset includes using

L

^

N

-

1

=

L

max

2

+

1

-

i

max

,

where i max =arg max i ĥ i LMS N−1 and L max is the length of the initial side track pulse shape.

6. The method of claim 1 , wherein using the processor to determine the initial side track pulse shape includes using ĥ LMS N−1 =arg min h N−1 E[|e k 1 | 2 ], where e k 1 =y k N −Σ i=−L max L max h i N−1 b k−i N−1 and L max is the length of the initial side track pulse shape.

7. The method of claim 1 , wherein using the processor to determine the initial side track pulse shape includes using ĥ k+1 LMS N−1 = ĥ k LMS N−1 +μ 1 ×e k 1 × b k N−1 , where e k 1 =y k N −Σ i=−L max L max h i N−1 b k−i N−1 , L max is the length of the initial side track pulse shape, μ 1 is an adaptation coefficient, and b k N−1 =[b k−L max N−1 . . . b k+L max N−1 ].

8. The method of claim 1 , further comprising:

using the processor to determine a second side track pulse shape, using the initial side track pulse shape and the side track data, wherein the second side track pulse shape minimizes the contribution of the side track interference to a second center track bit; and

remove the contribution of the side track interference from the second center track bit using the second side track pulse shape and side track data.

9. The method of claim 8 , wherein using the processor to determine the second side track pulse shape includes using ĥ k+1 LMS N−1 = ĥ k LMS N−1 +μ 5 ×e k 5 × b k N−1 , where e k 5 =y k N −Σ i=−L L h i N−1 b k−i−{circumflex over (L)} N−1 N−1 and μ 5 is an adaptation coefficient.

10. A system, comprising:

a processor; and

a memory coupled with the processor, wherein the memory is configured to provide the processor with instructions which when executed cause the processor to:

determine an initial phase offset between a center track and a side track;

determine an initial side track pulse shape, using the initial phase offset and side track interference, wherein the initial side track pulse shape minimizes a contribution of the side track interference to a center track bit; and

remove the contribution of the side track interference from the center track bit using the initial side track pulse shape and the side track interference.

11. The system of claim 10 , wherein the system is associated with shingled magnetic recording (SMR).

12. The system of claim 10 , wherein the instructions for determining the initial phase offset include instructions for using

L

^

N

-

1

=

m

^

N

-

1

+

L

2

+

1

,

where {circumflex over (m)} N−1 =arg max m s m N−1 and s m N−1 =Σ i=0 L |C i+m N−1 |.

13. The system of claim 10 , wherein the instructions for determining the initial side track pulse shape include instructions for using a correlation metric C m N−1 =Σ k=1 T y k N b k−m N−1 , where T is a number of samples used for the correlation.

14. The system of claim 10 , wherein the instructions for determining the initial phase offset include instructions for using

L

^

N

-

1

=

L

max

2

+

1

-

i

max

,

where i max =arg max i ĥ i LMS N−1 and L max is the length of the initial side track pulse shape.

15. The system of claim 10 , wherein the instructions for determining the initial side track pulse shape include instructions for using ĥ LMS N−1 =arg min h N−1 E[|e k 1 | 2 ], where e k 1 =y k N −Σ i=−L max L max h i N−1 b k−i N−1 and L max is the length of the initial side track pulse shape.

16. The system of claim 10 , wherein the instructions for determining the initial side track pulse shape include instructions for using ĥ k+1 LMS N−1 = ĥ k LMS N−1 +μ 1 ×e k 1 × b k N−1 , where e k 1 =y k N −Σ i=−L max L max h i N−1 b k−i N−1 , L max is the length of the initial side track pulse shape, μ 1 is an adaptation coefficient, and b K N−1 =[b k−L max N−1 . . . b k+L max N−1 ].

17. The system of claim 10 , wherein the memory is further configured to provide the processor with instructions which when executed cause the processor to:

determine a second side track pulse shape, using the initial side track pulse shape and the side track interference, wherein the second side track pulse shape minimizes the contribution of the side track interference to a second center track bit; and

remove the contribution of the side track interference from the second center track bit using the second side track pulse shape and side track data.

18. The system of claim 17 , wherein using the processor to determine the second side track pulse shape includes using ĥ k+1 LMS N−1 = ĥ k LMS N−1 +μ 5 ×e k 5 × b k N−1 , where e k 5 =y k N −Σ i=−L L h i N−1 b k−i−{circumflex over (L)} N−1 N−1 and μ 5 is an adaptation coefficient.

19. A computer program product, the computer program product being embodied in a non-transitory computer readable storage medium and comprising computer instructions for:

determining an initial phase offset between a center track and a side track;

using a processor to determine an initial side track pulse shape, using the initial phase offset and side track interference, wherein the initial side track pulse shape minimizes a contribution of the side track interference to a center track bit; and

removing the contribution of the side track interference from the center track bit using the initial side track pulse shape and the side track interference.

20. The computer program product of claim 19 , wherein the center track and the side track are associated with a shingled magnetic recording (SMR) system.

Assignments (2)
CHANGE OF NAME Recorded Feb 26, 2013
From: LINK_A_MEDIA DEVICES CORPORATION
To: SK HYNIX MEMORY SOLUTIONS INC.
Reel/Frame 029881/0707 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 3, 2012
From: KUMAR, NAVEEN; BELLORADO, JASON; MARROW, MARCUS; CHAN, KAI KEUNG
To: LINK_A_MEDIA DEVICES CORPORATION
Reel/Frame 028486/0407 →
Continuity (4)
Continuation In Part 13282370 · Oct 26, 2011
Provisional Application 61408369 · Oct 29, 2010
Provisional Application 61480930 · Apr 29, 2011
Related Publication 20130027801A1 · Jan 31, 2013