IP Library Granted Patent US 8,717,821
Granted Patent B2
US 8,717,821 · App. 13/244,217 · Granted May 6, 2014

Nonvolatile memory device and method of programming the same

Inventors: Min Joong Jung (Gyeonggi-do, KR); Seong Je Park (Gyeonggi-do, KR)
Assignee: SK Hynix Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,717,821
App. No.
13/244,217
Granted
May 6, 2014
Kind
B2
Abstract

The program method of a nonvolatile memory device includes detecting temperature, setting a step voltage, corresponding to an increment of a program voltage in a program operation of an incremental step pulse program (ISPP) method, wherein the step voltage changes based on the detected temperature, and performing the program operation and a program verification operation based on the set step voltage.

Claims (21)

1. A program method of a nonvolatile memory device, comprising:

detecting temperature;

setting a step voltage, corresponding to an increment of a program voltage in a program operation of an incremental step pulse program (ISPP) method, wherein the step voltage changes based on the detected temperature; and

performing the program operation and a program verification operation based on the set step voltage.

2. The program method of claim 1 , wherein the setting a step voltage includes setting the step voltage to a lower step voltage than a previous step voltage according to a decrease in the detected temperature.

3. The program method of claim 1 , wherein performing the program operation and the program verification operation comprises:

performing a first program operation by supplying a first program voltage to a word line coupled to memory cells,

performing a first program verification operation by comparing a target threshold voltage and threshold voltages of the memory cells, and

performing a second program operation by supplying the word line with a second program voltage higher than the first program voltage by the step voltage.

4. The program method of claim 1 , wherein setting the step voltage comprises:

when the detected temperature is lower than a first temperature value, setting a first step voltage as the step voltage, and

when the detected temperature is the first temperature value or higher, setting a second step voltage, which is higher than the first step voltage, as the step voltage.

5. A nonvolatile memory device, comprising:

a memory cell block including memory cells coupled to each of word lines;

an operation circuit group configured to perform a program operation of an incremental step pulse program (ISPP) method and a program verification operation for the memory cells; and

a control circuit configured to set a step voltage, corresponding to an increment of a program voltage in the program operation, wherein the step voltage changes based on a detected temperature and to control the operation circuit group so that the program operation and the program verification operation are performed based on the set step voltage.

6. The nonvolatile memory device of claim 5 , wherein the control circuit is configured to set the step voltage to a lower step voltage than the previous step voltage according to a decrease in the detected temperature.

7. The nonvolatile memory device of claim 5 , further comprising a temperature sensing circuit for detecting the temperature.

8. The nonvolatile memory device of claim 5 , wherein the control circuit is configured to control the operation circuit group such that a first program operation and a program verification operation are performed by supplying a first program voltage to the word line and a second program operation and a program verification operation are performed by supplying the word line with a second program voltage, which is higher than the first program voltage by the step voltage.

9. The nonvolatile memory device of claim 5 , wherein the control circuit is configured to set a first step voltage as the step voltage when the detected temperature is lower than a first temperature value and set a second step voltage, which is higher than the first step voltage, as the step voltage when the detected temperature is the first temperature value or higher.

10. The nonvolatile memory device of claim 5 , wherein the control circuit is configured to set a first step voltage as the step voltage when the detected temperature is lower than a first temperature value; set a second step voltage, which is higher than the first step voltage, as the step voltage when the detected temperature is the first temperature value or higher and lower than a second temperature value; and set a third step voltage, which is higher than the second step voltage, as the step voltage when the detected temperature is the second temperature value or higher.

Assignments (2)
CHANGE OF NAME Recorded Feb 7, 2014
From: HYNIX SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 032179/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 12, 2012
From: JUNG, MIN JOONG; PARK, SEONG JE
To: HYNIX SEMICONDUCTOR INC.
Reel/Frame 027842/0652 →
Priority Claims (1)
KR 10-2010-0104854 · Oct 26, 2010 · national
Continuity (1)
Related Publication 20120163092A1 · Jun 28, 2012