IP Library Granted Patent US 8,742,439
Granted Patent B2
US 8,742,439 · App. 13/350,166 · Granted Jun 3, 2014

Nitride based light emitting device

Inventor: Johng Eon Shin (Seongnam-si, KR)
Assignees: LG Electronics Inc.; LG Innotek Co., Ltd.
H01L33/32
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,742,439
App. No.
13/350,166
Granted
Jun 3, 2014
Kind
B2
Abstract

A nitride based light emitting device is disclosed. More particularly, a nitride based light emitting device capable of improving light emitting efficiency and reliability thereof is disclosed. The nitride based light emitting device includes a first conductive semiconductor layer connected to a first electrode, a second conductive semiconductor layer connected to a second electrode, an active layer located between the first conductive semiconductor layer and the second conductive semiconductor layer and having a quantum well structure, a first insertion layer located in at least one of a boundary between the first conductive semiconductor layer and the active layer and a boundary between the second conductive semiconductor layer and the active layer, and a second insertion layer located adjacent to the first insertion.

Claims (19)

1. A nitride based light emitting device comprising:

a n-type semiconductor layer connected to a first electrode;

a p-type semiconductor layer connected to a second electrode;

an active layer located between the n-type semiconductor layer and the p-type semiconductor layer, the active layer comprising a quantum well structure, wherein the active layer comprises a barrier layer and a well layer;

a plurality of first insertion layers located between the n-type semiconductor layer and the active layer or between the p-type semiconductor layer and the active layer, the plurality of first insertion layers having an energy band gap between the energy band gap of the n-type semiconductor layer and the energy band gap of the well layer, wherein at least two of the plurality of first insertion layers have substantially the same thickness and substantially the same energy band gap, and wherein the plurality of first insertion layers comprise GaInN;

a plurality of second insertion layers located adjacent to the plurality of first insertion layers and having a greater energy band gap than that of the first insertion layer, wherein the plurality of first and second insertion layers are alternately arranged; and

a supporting layer on the second electrode, the supporting layer is made of metal,

wherein a side edge of the second electrode is indented from a side edge of the first insertion layer,

wherein the second electrode includes a first layer on the p-type semiconductor layer and a reflective layer and a reflective electrode on the first layer, and a width of the first layer is substantially the same as a width of the reflective electrode,

wherein the second electrode is disposed between the p-type semiconductor layer and the supporting layer, and

wherein a side edge of the second electrode is indented from a side edge of the supporting layer, and the side edge of the second layer is exposed;

wherein the plurality of first insertion layers has an energy band gap between the energy band gap of the barrier layer and the energy band gap of the well layer; and

wherein the plurality of second insertion layers has an energy band gap greater than that of the barrier layer.

2. The device according to claim 1 , further comprising a metal pad on the supporting layer.

3. The device according to claim 1 , wherein, when the plurality of first insertion layers is represented as Ga 1-x In x N, an indium (In) composition is represent as condition, 0.01<x<0.1.

4. The device according to claim 1 , wherein a degree of indentation of the side edge of the second electrode is substantially the same as that of an opposite side edge of the second electrode.

5. The device according to claim 1 , wherein the plurality of the first insertion layers is configured to relieve strain due to a lattice mismatch between the n-type semiconductor layer and the active layer.

6. The device according to claim 1 , wherein the first insertion layer or the second insertion layer has a thickness of 5 to 50 A.

7. The device according to claim 1 , wherein the plurality of second insertion layers comprises AlGaInN.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 25, 2025
From: LG ELECTRONICS INC.
To: SUZHOU LEKIN SEMICONDUCTOR CO., LTD.
Reel/Frame 072529/0173 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2021
From: LG INNOTEK CO., LTD.
To: SUZHOU LEKIN SEMICONDUCTOR CO., LTD.
Reel/Frame 056366/0335 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2012
From: SHIN, JOHNG EON
To: LG ELECTRONICS INC.; LG INNOTEK CO., LTD.
Reel/Frame 027530/0502 →
Priority Claims (1)
KR 10-2006-0046081 · May 23, 2006 · national
Continuity (2)
Continuation 11702675 · Feb 6, 2007
Related Publication 20120112162A1 · May 10, 2012