IP Library › Granted Patent US 8,760,497
Granted Patent B2
US 8,760,497 · App. 13/077,108 · Granted Jun 24, 2014

Video signal processing device, display device, display method and program product

Inventors: Yasuyuki Uemura (Kanagawa, JP); Nobutane Chiba (Kanagawa, JP)
Assignee: Sony Corporation
H04N13/00H04N13/0497
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,760,497
App. No.
13/077,108
Granted
Jun 24, 2014
Kind
B2
Abstract

A video processing device includes an input unit that receives a video signal for a left channel and a video signal for a right channel, a synchronization processing unit that performs a synchronization process used to correct mismatches between timings of the video signal for the left channel and the video signal for the right channel which are input to the input unit, a changing unit that changes video signal components of the video signal for the left channel and the video signal for the right channel which have undergone the synchronization process in the synchronization processing unit at an instructed timing and selects and outputs a synchronization signal component of either of the video signals, a control unit that performs setting for a video signal selected by the changing unit depending on an instructed mode, and an output unit that outputs the video signal selected by the changing unit.

Claims (32)

1. A video processing device comprising:

circuitry configured to:

receive a video signal for a left channel and a video signal for a right channel;

perform a synchronization process used to correct mismatches between timings of the video signal for the left channel and the video signal for the right channel which are input;

switch between video signal components of the video signal for the left channel and the video signal for the right channel which have undergone the synchronization process at an instructed timing;

switch between synchronization signal components of the video signal for the left channel and the video signal for the right channel which have undergone the synchronization process;

perform setting for a selected video signal component and a selected synchronization component depending on an instructed mode; and

output the selected video signal component and the selected synchronization component.

2. The video processing device according to claim 1 , wherein the circuitry is configured to alternately select the video signal component for the left channel and the video signal component for the right channel every predetermined plural frames.

3. The video processing device according to claim 2 , wherein

the video signal component for the left channel and the video signal component for the right channel which are alternately selected are video signals as moving images or still images output after storing video signals input in a memory, and

the circuitry is configured to repeatedly output the video signals stored in the memory.

4. The video processing device according to claim 3 , wherein the circuitry is configured to enable adjustment for output through a horizontal shift or a vertical shift of at least one of the video signals for the left channel and the video signal for the right channel.

5. The video processing device according to claim 1 , wherein characters or figures indicating to which channel of the left channel and the right channel a video signal component belongs are added to the video signals output.

6. A display device comprising:

circuitry configured to:

receive a video signal for a left channel and a video signal for a right channel;

perform a synchronization process used to correct mismatches between timings of the video signal for the left channel and the video signal for the right channel which are input;

switch between video signal components of the video signal for the left channel and the video signal for the right channel which have undergone the synchronization process at an instructed timing;

switch between synchronization signal components of the video signal for the left channel and the video signal for the right channel which have undergone the synchronization process;

perform setting for a selected video signal component and selected synchronization component depending on an instructed mode; and

display the selected video signal component.

7. A display method comprising the steps of:

performing, via a processor, a synchronization process used to correct a mismatch between timings of an input video signal for a left channel and an input video signal for a right channel;

switching, via the processor, between video signal components of the video signal for the left channel and the video signal for the right channel which have undergone the synchronization process at an instructed timing;

switching, via the processor, between synchronization signal components of the video signal for the left channel and the video signal for the right channel which have undergone the synchronization process; and

displaying, via the processor, a selected video signal component.

8. A non-transitory program product which is installed in a computer device and which enables the computer device to execute the steps of:

performing a synchronization process used to correct mismatches between timings of an input video signal for a left channel and an input video signal for a right channel;

switching between video signal components of the video signal for the left channel and the video signal for the right channel which have undergone the synchronization process at an instructed timing;

switching between synchronization signal components of the video signal for the left channel and the video signal for the right channel which have undergone the synchronization process; and

displaying a selected video signal component.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2011
From: UEMURA, YASUYUKI; CHIBA, NOBUTANE
To: SONY CORPORATION
Reel/Frame 026055/0465 →
Priority Claims (1)
JP 2010-089602 · Apr 8, 2010 · national
Continuity (1)
Related Publication 20110249089A1 · Oct 13, 2011