IP Library › Granted Patent US 8,786,061
Granted Patent B2
US 8,786,061 · App. 13/439,025 · Granted Jul 22, 2014

Semiconductor device

Inventor: Ken Sawada (Kanagawa, JP)
Assignee: Sony Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,786,061
App. No.
13/439,025
Granted
Jul 22, 2014
Kind
B2
Abstract

A semiconductor device includes a first semiconductor substrate and a second semiconductor substrate laminated with an insulating layer, a first transmission line formed on the first semiconductor substrate, the first transmission line including a signal line and a ground, a second transmission line formed on the second semiconductor substrate, the second transmission line including a signal line and a ground, a first via layer for the signal lines, the first via layer for the signal lines being formed of a conductor layer formed within a via hole, a first via layer for the grounds, the first via layer for the grounds being formed of a conductor layer formed within a via hole, and a second via layer for the grounds, the second via layer for the grounds being formed of a conductor layer formed within a via hole.

Claims (17)

1. A semiconductor device comprising:

a first semiconductor substrate and a second semiconductor substrate laminated with an insulating layer interposed between the first semiconductor substrate and the second semiconductor substrate;

a first transmission line formed on said first semiconductor substrate, the first transmission line including a signal line and a ground;

a second transmission line formed on said second semiconductor substrate, the second transmission line including a signal line and a ground;

a first via layer for the signal lines, the first via layer for the signal lines being formed of a conductor layer formed within a via hole, and connected to the signal line of said first transmission line and the signal line of said second transmission line;

a first via layer for the grounds, the first via layer for the grounds being formed of a conductor layer formed within a via hole, and connected to the ground of said first transmission line and the ground of said second transmission line; and

a second via layer for the grounds, the second via layer for the grounds being formed of a conductor layer formed within a via hole, connected to the ground of said first transmission line and/or the ground of said second transmission line, and including a via layer in a shape of a band, the via layer in the shape of the band being formed so as to be opposed to said first via layer for the signal lines.

2. The semiconductor device according to claim 1 ,

wherein said second via layer is formed so as to be shallower than said first via layer for the grounds.

3. The semiconductor device according to claim 1 ,

wherein said first transmission line and said second transmission line are each a coplanar line.

4. The semiconductor device according to claim 1 ,

wherein one of said first transmission line and said second transmission line is a coplanar line, and the other is a microstrip line.

5. The semiconductor device according to claim 1 ,

wherein said first transmission line and said second transmission line are each a microstrip line.

6. The semiconductor device according to claim 1 ,

wherein for a characteristic impedance Za of said first transmission line and a characteristic impedance Zb of said second transmission line, a characteristic impedance of a via part including said via layer for the signal lines and said second via layer is √(Za×Zb).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 4, 2012
From: SAWADA, KEN
To: SONY CORPORATION
Reel/Frame 027986/0385 →
Priority Claims (1)
JP 2011-087048 · Apr 11, 2011 · national
Continuity (1)
Related Publication 20120256318A1 · Oct 11, 2012