IP Library › Granted Patent US 8,933,833
Granted Patent B2
US 8,933,833 · App. 13/552,270 · Granted Jan 13, 2015

Conversion device

Inventors: Akira Yasuda (Tokyo, JP); Jun-ichi Okamura (Kawasaki, JP)
Assignee: Trigence Semiconductor, Inc.
H03M9/00H03M3/466
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,933,833
App. No.
13/552,270
Granted
Jan 13, 2015
Kind
B2
Abstract

The disclosed conversion device converts an analog input signal into a digital signal and outputs thereof, wherein the conversion device comprises a feedback signal generator for performing mismatch shaping on the digital signal that has been converted and output, and then performing digital-analog conversion to generate a feedback signal; a subtractor for subtracting the feedback signal from the analog input signal and outputting thereof; a serial-parallel converter for converting the signal output from the subtractor into a plurality of parallel signals and outputting thereof; a vector filter for performing signal processing on the plurality of parallel signals output by the serial-parallel converter and outputting a plurality of signals; a quantizer for quantizing the plurality of signals output by the vector filter and outputting digital signals; and a parallel-serial converter for converting the digital signals output by the quantizer into serial signals and outputting thereof.

Claims (24)

1. A conversion device which converts an analog input signal to a digital signal and outputs the digital signal, the conversion device comprising:

a feedback signal generator which performs digital-analog conversion after mismatch shaping the digital signal, which is converted and output by the conversion device, and generates a feedback signal;

a subtractor which subtracts the feedback signal from the analog signal and outputs the analog signal, which is subtracted;

a serial-parallel converter which converts a signal output from the subtractor to a plurality of parallel signals and outputs the plurality of parallel signals;

a vector filter which performs signal processing on the plurality of parallel signals, which are output from the serial-parallel converter, and outputs the plurality of parallel signals;

a vector converter which performs vector conversion on the plurality of signals, which are output by the vector filter, and outputs the plurality of signals;

a quantizer which quantizes the plurality of signals, which is output from the vector filter, and outputs a digital signal;

a reverse vector converter which performs a reverse conversion of the vector conversion performed by the vector converter on the digital signal, which is output by the quantizer, and outputs a digital signal, which is converted; and

a parallel-serial converter which converts the converted digital signal, which is output by the reverse vector converter, to a serial signal and outputs the serial signal.

2. The conversion device according to claim 1 , wherein the quantizer quantizes a part of the plurality of signals, which is output by the vector converter, and outputs the digital signal.

3. A conversion device which converts an analog input signal to a digital signal and outputs the digital signal, the conversion device comprising:

a feedback signal generator which performs digital-analog conversion after mismatch shaping the digital signal which is converted and output by the conversion device, and generates a feedback signal;

a subtractor which subtracts the feedback signal from the analog signal and outputs the analog signal, which is subtracted;

a serial-parallel converter which inputs a signal, which is output from the subtractor, to a circuit in which a plurality of delay circuits are connected in series, down samples the analog input signal and each output signal of the plurality of delay circuits to convert to a plurality of parallel signals and outputs the plurality of parallel signals;

a vector filter which performs signal processing on the plurality of parallel signals, which are output from the serial-parallel converter, and outputs a plurality of signals;

a vector converter which inputs the plurality of parallel signals, which are output by the serial-parallel converter, to a cross-coupling circuit, inputs an output of the cross-coupling circuit to an integrator, and outputs a sum of an output of the integrator; and

a quantizer which quantizes a signal output from the vector converter and outputs the digital signal.

4. A conversion device which converts an analog signal to a digital signal and outputs the digital signal comprising:

a feedback signal generator which performs digital-analog conversion after mismatch shaping the digital signal, which is converted and output by the conversion device, and generates a feedback signal;

a subtractor which subtracts the feedback signal from the analog input signal and outputs the analog input signal, which is subtracted;

a serial-parallel converter which inputs a signal, which is output from the subtractor, to a circuit in which a plurality of delay circuits are connected in series, down samples each output signal from the plurality of delay circuits to convert to a plurality of parallel signals and outputs the plurality of parallel signals;

a vector filter which performs signal processing on the plurality of parallel signals, which are output from the serial-parallel converter, and outputs a plurality of signals;

a vector converter which inputs the plurality of parallel signals, which are output by the serial-parallel converter, to a cross-coupling circuit, inputs a sum of outputs of the cross-coupling circuit to an integrator, and outputs an output of the integrator; and

a quantizer which quantizes a signal, which is output from the vector converter, and outputs the digital signal.

Assignments (2)
CHANGE OF PATENT OWNER'S ADDRESS Recorded Feb 24, 2020
From: TRIGENCE SEMICONDUCTOR, INC.
To: TRIGENCE SEMICONDUCTOR, INC.
Reel/Frame 052003/0540 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2012
From: YASUDA, AKIRA; OKAMURA, JUN-ICHI
To: TRIGENCE SEMICONDUCTOR, INC.
Reel/Frame 029210/0744 →
Priority Claims (2)
JP 2010-009318 · Jan 19, 2010 · national
JP 2011-008397 · Jan 19, 2011 · national
Continuity (2)
Continuation PCTJP2011050813 · Jan 19, 2011
Related Publication 20130093607A1 · Apr 18, 2013