Semiconductor device and method for driving semiconductor device
View Patent ↗Direct-path current is reduced in a semiconductor device including CMOS circuits. One embodiment of the present invention is a method for driving a semiconductor device that includes a first CMOS circuit between power supply lines, a first transistor between the power supply lines, a second CMOS circuit between the power supply lines, and a second transistor between an output terminal of the first CMOS circuit and an input terminal of the second CMOS circuit. The first transistor and the second transistor each have lower off-state current than a transistor included in the first CMOS circuit. In a period during which the voltage of a first signal input to the first CMOS circuit is changed, a second signal is input to the first transistor and the second transistor to turn off the first transistor and the second transistor.
1. A semiconductor device comprising:
a first transistor;
a second transistor;
a third transistor;
a fourth transistor;
a fifth transistor; and
a sixth transistor,
wherein the third transistor and the fourth transistor have different conductivity types,
wherein the fifth transistor and the sixth transistor have different conductivity types,
wherein the first transistor and the second transistor each have lower off-state current than the third transistor, the fourth transistor, the fifth transistor, and the sixth transistor,
wherein a gate of the third transistor is electrically connected to a gate of the fourth transistor,
wherein one of a source and a drain of the third transistor is electrically connected to a first power supply line,
wherein the other of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the fourth transistor and one of a source and a drain of the second transistor,
wherein the other of the source and the drain of the fourth transistor is electrically connected to one of a source and a drain of the first transistor,
wherein the other of the source and the drain of the first transistor is electrically connected to a second power supply line,
wherein a gate of the first transistor is electrically connected to a gate of the second transistor,
wherein the other of the source and the drain of the second transistor is electrically connected to a gate of the fifth transistor and a gate of the sixth transistor,
wherein one of a source and a drain of the fifth transistor is electrically connected to the first power supply line,
wherein the other of the source and the drain of the fifth transistor is electrically connected to one of a source and a drain of the sixth transistor, and
wherein the other of the source and the drain of the sixth transistor is electrically connected to the second power supply line.
2. The semiconductor device according to claim 1 further comprising a capacitor,
wherein the capacitor is electrically connected to the other of the source and the drain of the second transistor, the gate of the fifth transistor, and the gate of the sixth transistor.
3. The semiconductor device according to claim 1 ,
wherein the third transistor and the fifth transistor are p-channel transistors, and
wherein the fourth transistor and the sixth transistor are n-channel transistors.
4. The semiconductor device according to claim 1 ,
wherein the third transistor and the fifth transistor are n-channel transistors, and
wherein the fourth transistor and the sixth transistor are p-channel transistors.
5. The semiconductor device according claim 1 , wherein the first transistor and the second transistor each include an oxide semiconductor layer including a channel formation region.
6. A semiconductor device comprising:
a first transistor;
a second transistor;
a third transistor;
a fourth transistor;
a fifth transistor; and
a sixth transistor,
wherein the third transistor and the fourth transistor have different conductivity types,
wherein the fifth transistor and the sixth transistor have different conductivity types,
wherein the first transistor and the second transistor each have lower off-state current than the third transistor, the fourth transistor, the fifth transistor, and the sixth transistor,
wherein a gate of the third transistor is electrically connected to a gate of the fourth transistor,
wherein one of a source and a drain of the third transistor is electrically connected to a first power supply line,
wherein the other of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the first transistor and one of a source and a drain of the second transistor,
wherein the other of the source and the drain of the first transistor is electrically connected to one of a source and a drain of the fourth transistor,
wherein the other of the source and the drain of the fourth transistor is electrically connected to a second power supply line,
wherein a gate of the first transistor is electrically connected to a gate of the second transistor,
wherein the other of the source and the drain of the second transistor is electrically connected to a gate of the fifth transistor and a gate of the sixth transistor,
wherein one of a source and a drain of the fifth transistor is electrically connected to the first power supply line,
wherein the other of the source and the drain of the fifth transistor is electrically connected to one of a source and a drain of the sixth transistor, and
wherein the other of the source and the drain of the sixth transistor is electrically connected to the second power supply line.
7. The semiconductor device according to claim 6 further comprising a capacitor,
wherein the capacitor is electrically connected to the other of the source and the drain of the second transistor, the gate of the fifth transistor, and the gate of the sixth transistor.
8. The semiconductor device according to claim 6 ,
wherein the third transistor and the fifth transistor are p-channel transistors, and
wherein the fourth transistor and the sixth transistor are n-channel transistors.
9. The semiconductor device according to claim 6 ,
wherein the third transistor and the fifth transistor are n-channel transistors, and
wherein the fourth transistor and the sixth transistor are p-channel transistors.
10. The semiconductor device according claim 6 , wherein the first transistor and the second transistor each include an oxide semiconductor layer including a channel formation region.
11. A method for driving a semiconductor device comprising a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, and a sixth transistor,
wherein the third transistor and the fourth transistor have different conductivity types,
wherein the fifth transistor and the sixth transistor have different conductivity types,
wherein the first transistor and the second transistor each have lower off-state current than the third transistor, the fourth transistor, the fifth transistor, and the sixth transistor,
wherein a gate of the third transistor is electrically connected to a gate of the fourth transistor,
wherein one of a source and a drain of the third transistor is electrically connected to a first power supply line,
wherein the other of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the fourth transistor and one of a source and a drain of the second transistor,
wherein the other of the source and the drain of the fourth transistor is electrically connected to one of a source and a drain of the first transistor,
wherein the other of the source and the drain of the first transistor is electrically connected to a second power supply line,
wherein a gate of the first transistor is electrically connected to a gate of the second transistor,
wherein the other of the source and the drain of the second transistor is electrically connected to a gate of the fifth transistor and a gate of the sixth transistor,
wherein one of a source and a drain of the fifth transistor is electrically connected to the first power supply line,
wherein the other of the source and the drain of the fifth transistor is electrically connected to one of a source and a drain of the sixth transistor, and
wherein the other of the source and the drain of the sixth transistor is electrically connected to the second power supply line, the method comprising the steps of:
turning off the first transistor and the second transistor;
changing a potential of the gate of the third transistor and a potential of the gate of the fourth transistor after turning off the first transistor and the second transistor; and
turning on the first transistor and the second transistor after changing the potential of the gate of the third transistor and the potential of the gate of the fourth transistor,
wherein the first transistor and the second transistor are in an off state while the potential of the gate of the third transistor and the potential of the fourth transistor change.
12. The method for driving a semiconductor device according to claim 11 further comprising a capacitor,
wherein the capacitor is electrically connected to the other of the source and the drain of the second transistor, the gate of the fifth transistor, and the gate of the sixth transistor.
13. The method for driving a semiconductor device according to claim 11 ,
wherein the third transistor and the fifth transistor are p-channel transistors, and
wherein the fourth transistor and the sixth transistor are n-channel transistors.
14. The method for driving a semiconductor device according to claim 11 ,
wherein the third transistor and the fifth transistor are n-channel transistors, and
wherein the fourth transistor and the sixth transistor are p-channel transistors.
15. The method for driving a semiconductor device according claim 11 , wherein the first transistor and the second transistor each include an oxide semiconductor layer including a channel formation region.
16. A method for driving a semiconductor device comprising a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, and a sixth transistor,
wherein the third transistor and the fourth transistor have different conductivity types,
wherein the fifth transistor and the sixth transistor have different conductivity types,
wherein the first transistor and the second transistor each have lower off-state current than the third transistor, the fourth transistor, the fifth transistor, and the sixth transistor,
wherein a gate of the third transistor is electrically connected to a gate of the fourth transistor,
wherein one of a source and a drain of the third transistor is electrically connected to a first power supply line,
wherein the other of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the first transistor and one of a source and a drain of the second transistor,
wherein the other of the source and the drain of the first transistor is electrically connected to one of a source and a drain of the fourth transistor,
wherein the other of the source and the drain of the fourth transistor is electrically connected to a second power supply line,
wherein a gate of the first transistor is electrically connected to a gate of the second transistor,
wherein the other of the source and the drain of the second transistor is electrically connected to a gate of the fifth transistor and a gate of the sixth transistor,
wherein one of a source and a drain of the fifth transistor is electrically connected to the first power supply line,
wherein the other of the source and the drain of the fifth transistor is electrically connected to one of a source and a drain of the sixth transistor, and
wherein the other of the source and the drain of the sixth transistor is electrically connected to the second power supply line, the method comprising the steps of:
turning off the first transistor and the second transistor;
changing a potential of the gate of the third transistor and a potential of the gate of the fourth transistor after turning off the first transistor and the second transistor; and
turning on the first transistor and the second transistor after changing the potential of the gate of the third transistor and the potential of the gate of the fourth transistor,
wherein the first transistor and the second transistor are in an off state while the potential of the gate of the third transistor and the potential of the fourth transistor change.
17. The method for driving a semiconductor device according to claim 16 further comprising a capacitor,
wherein the capacitor is electrically connected to the other of the source and the drain of the second transistor, the gate of the fifth transistor, and the gate of the sixth transistor.
18. The method for driving a semiconductor device according to claim 16 ,
wherein the third transistor and the fifth transistor are p-channel transistors, and
wherein the fourth transistor and the sixth transistor are n-channel transistors.
19. The method for driving a semiconductor device according to claim 16 ,
wherein the third transistor and the fifth transistor are n-channel transistors, and
wherein the fourth transistor and the sixth transistor are p-channel transistors.
20. The method for driving a semiconductor device according claim 16 ,
wherein the first transistor and the second transistor each include an oxide semiconductor layer including a channel formation region.