IP Library Granted Patent US 9,024,367
Granted Patent B2
US 9,024,367 · App. 13/773,985 · Granted May 5, 2015

Field-effect P-N junction

Inventors: William Regan (Washington, DC); Alexander Zettl (Kensington, CA)
Assignee: The Regents of the University of California
H01L29/68H01L31/07H01L29/66356H01L31/06
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,024,367
App. No.
13/773,985
Granted
May 5, 2015
Kind
B2
Abstract

This disclosure provides systems, methods, and apparatus related to field-effect p-n junctions. In one aspect, a device includes an ohmic contact, a semiconductor layer disposed on the ohmic contact, at least one rectifying contact disposed on the semiconductor layer, a gate including a layer disposed on the at least one rectifying contact and the semiconductor layer and a gate contact disposed on the layer. A lateral width of the rectifying contact is less than a semiconductor depletion width of the semiconductor layer. The gate contact is electrically connected to the ohmic contact to create a self-gating feedback loop that is configured to maintain a gate electric field of the gate.

Claims (11)

1. A device comprising:

a semiconductor layer, a thickness of the semiconductor layer being comparable to a semiconductor depletion width of the semiconductor layer;

an ohmic contact disposed on a first side of the semiconductor layer;

a rectifying contact disposed on the first side the semiconductor layer, the rectifying contact being electrically isolated from the ohmic contact; and

a gate including a layer disposed on a second side of the semiconductor layer and an electrode disposed on the layer, the gate being aligned with the rectifying contact, the gate being configured to create a non-shunted, gate-inverted current pathway through the semiconductor layer from the rectifying contact to the ohmic contact.

2. The device of claim 1 , wherein the semiconductor layer comprises an inorganic semiconductor.

3. The device of claim 1 , wherein the rectifying contact comprises a metal, a semi-metal, or a semiconductor.

4. The device of claim 1 , wherein the layer comprises an inorganic dielectric material.

5. The device of claim 1 , wherein the gate contact is electrically connected to the ohmic contact to create a self-gating feedback loop that is configured to maintain a gate electric field of the gate.

6. The device of claim 1 , wherein the layer comprises a material including an electric charge configured to produce an effective gate electric field of the gate.

7. The device of claim 6 , wherein the layer comprises a ferroelectric material.

Assignments (2)
CONFIRMATORY LICENSE Recorded Nov 18, 2014
From: REGENTS OF THE UNIVERSITY OF CALIFORNIA, THE
To: ENERGY, UNITED STATES DEPARTMENT OF
Reel/Frame 034417/0755 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 23, 2013
From: REGAN, WILLIAM; ZETTL, ALEXANDER
To: THE REGENTS OF THE UNIVERSITY OF CALIFORNIA
Reel/Frame 031074/0159 →
Continuity (3)
Provisional Application 61603192 · Feb 24, 2012
Provisional Application 61638007 · Apr 25, 2012
Related Publication 20130221415A1 · Aug 29, 2013