IP Library Granted Patent US 9,060,145
Granted Patent B2
US 9,060,145 · App. 12/929,858 · Granted Jun 16, 2015

Solid-state image taking apparatus, method for driving solid-state image taking apparatus and electronic apparatus

Inventors: Akihiko Kato (Tokyo, JP); Tadayuki Taura (Kanagawa, JP); Ikuhiro Yamamura (Kanagawa, JP); Shinichi Yoshimura (Tokyo, JP); Yusuke Oike (Kanagawa, JP)
Assignee: Sony Corporation
H04N5/3745H04N5/378
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,060,145
App. No.
12/929,858
Granted
Jun 16, 2015
Kind
B2
Abstract

Disclosed herein is a solid-state image taking apparatus, includes: a pixel array section including unit pixels laid out two-dimensionally to form a matrix to serve as unit pixels each employing an opto-electric conversion device, a transfer transistor, a first electric-charge accumulation section, a read transistor, a second electric-charge accumulation section, a reset transistor, and an amplification transistor; a driving section; and a correction section.

Claims (47)

1. A solid-state image taking apparatus, comprising:

a pixel array section including unit pixels laid out two-dimensionally to form a matrix, wherein each of said unit pixels comprises:

an opto-electric conversion device configured to convert incident light into signal electric charge and accumulate said signal electric charge;

a transfer transistor configured to transfer said signal electric charge from said opto-electric conversion device to a first electric-charge accumulation section configured to hold said signal electric charge transferred by said transfer transistor;

a read transistor configured to read out said signal electric charge held in said first electric-charge accumulation section and output said signal electric charge to a second electric charge accumulation section configured to hold said signal electric charge read out by said read transistor;

a reset transistor configured to reset said second electric-charge accumulation section; and

an amplification transistor configured to output an electrical signal representing said signal electric charge held in said second electric-charge accumulation section;

a driving section configured to drive said second electric-charge accumulation section from which a second aliasing signal component corresponding to a first aliasing signal component generated in said first electric-charge accumulation section during a period of holding said signal charge in said first electric-charge accumulation section is obtained; and

a correction section configured to correct a signal representing said signal electric charge held in said first electric-charge accumulation section based on said second aliasing signal component,

wherein said driving section is configured to drive said amplification transistor to output a first signal level of said second electric-charge accumulation section, and drive said amplification transistor to output a second signal level of said second electric-charge accumulation section after transferring said signal electric charge held in said first electric charge accumulation section;

wherein said correction section subtracts a product of said first signal level and a predetermined coefficient from said second signal level.

2. The solid-state image taking apparatus according to claim 1 , wherein:

for each of said unit pixels said driving section resets said first electric-charge accumulation section as well as said second electric-charge accumulation section and, then, drives said transfer transistor to transfer signal electric charge accumulated in said opto-electric conversion device to said first electric-charge accumulation section in a batch transfer operation; and

in a subsequent row-after-row read operation, said driving section drives said read transistor to transfer signal electric charge held in said first electric-charge accumulation section to said second electric charge accumulation section before again driving said amplification transistor to output said second signal level of said second electric-charge accumulation section.

3. The solid-state image taking apparatus according to claim 1 , wherein said predetermined coefficient is set in advance based on a ratio of an area of said first electric charge accumulation section to an area of said second electric-charge accumulation section.

4. The solid-state image taking apparatus according to claim 1 , wherein:

said first signal level and said second signal level are output by an effective pixel to generate a pixel signal for creating an image; and

said correction section subtracts a first signal level and a second signal level output by a light-shielded pixel provided on a periphery of said pixel array section and shielded from light, from said first signal level and said second signal level respectively output by said effective pixel.

5. The solid-state image taking apparatus according to claim 4 , wherein said correction section is configured to:

compute an effective-pixel product by multiplying said first signal level output by said effective pixel by a and said predetermined coefficient,

compute a shielded-pixel product by multiplying said first signal level output by said light-shielded pixel and said predetermined coefficient; and

subtract said effective-pixel product from said second signal level output by said effective pixel and said shielded-pixel product from said second signal level output by said light-shielded pixel.

6. The solid-state image taking apparatus according to claim 1 , wherein in a row-after-row read operation, after outputting said first signal level of said row being read, said driving section is configured to:

drive said reset transistor to reset said second electric-charge accumulation section and drive said amplification transistor to output a reset level before outputting said second signal level; and

said correction section is configured to subtract said first signal level and said reset level from said second signal level.

7. The solid-state image taking apparatus according to claim 1 , wherein:

said correction section is an analog-digital converter for converting an analog pixel signal output by each of said unit pixels into a digital pixel signal by using a comparator configured to compare said analog pixel signal with a reference signal having a ramp waveform, and

an up/down counter configured to perform an up/down count operation synchronously with a clock signal having a fixed period and stop said up/down count operation when a signal output by said comparator is inverted to produce a count value representing said digital pixel signal; and

with said first signal level supplied to said comparator, said up/down counter performs a down count operation and, with said second signal level supplied to said comparator, said up/down counter performs an up count operation to subtract said product from said second signal level.

8. The solid-state image taking apparatus according to claim 7 , wherein a gradient of said ramp waveform of said reference signal is determined in accordance with said predetermined coefficient.

9. The solid-state image taking apparatus according to claim 7 , wherein said predetermined coefficient is set in advance based on a ratio of an area of said first electric charge accumulation section to an area of said second electric-charge accumulation section.

10. The solid-state image taking apparatus according to claim 1 , wherein each of said unit pixels includes one or more circuit elements shared by other of said unit pixels.

11. The solid-state image taking apparatus according to claim 10 , wherein said unit pixels sharing said one or more circuit elements are two unit pixels provided on the same column of said matrix.

12. The solid-state image taking apparatus according to claim 11 , wherein said one or more circuit elements shared by said two unit pixels include said second electric-charge accumulation section; and

wherein a distance between said second electric-charge accumulation section and said first electric charge accumulation section employed in one unit pixel of said two unit pixels is equal to a distance between said second electric-charge accumulation section and said first electric-charge accumulation section employed in the other unit pixel of said two unit pixels.

13. A driving method, comprising:

in a solid-state image taking apparatus including a pixel array section including unit pixels laid out two-dimensionally to form a matrix, each of said unit pixels comprising:

an opto-electric conversion device configured to convert incident light into signal electric charge and accumulate said signal electric charge,

a transfer transistor configured to transfer said signal electric charge from said opto-electric conversion device to a first electric-charge accumulation section configured to hold said signal electric charge transferred by said transfer transistor,

a read transistor configured to read out said signal electric charge held in said first electric charge accumulation section and output said signal electric charge to a second electric-charge accumulation section configured to hold said signal electric charge read out by said read transistor,

a reset transistor configured to reset said second electric-charge accumulation section, and

an amplification transistor configured to output an electrical signal representing said signal electric charge held in said second electric-charge accumulation section:

driving said second electric-charge accumulation section from which a second aliasing signal component corresponding to first aliasing signal component generated in said first electric charge accumulation section during a period of holding said signal charge in said first electric charge accumulation section is obtained;

correcting a signal representing said signal electric charge held in said first electric-charge accumulation section based on said second aliasing signal component;

resetting said first electric-charge accumulation section and said second electric-charge accumulation section at the end of a period to accumulate said signal electric charge in said opto-electric conversion device, and, then, drive said transfer transistor to transfer said signal electric charge accumulated in said opto-electric conversion device to said first electric-charge accumulation section in a batch transfer operation;

driving said amplification transistor, in a subsequent row-after-row read operation, to output a first signal level of said second electric-charge accumulation section provided on a row included in said matrix as a row being read and, then, drive said read transistor to transfer said signal electric charge held in said first electric-charge accumulation section to said second electric charge accumulation section before again driving said amplification transistor to output a second signal level of said second electric-charge accumulation section,

wherein a product of said first signal level and a coefficient set in advance is subtracted from said second signal level for correcting said signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2011
From: KATO, AKIHIKO; TAURA, TADAYUKI; YAMAMURA, IKUHIRO; YOSHIMURA, SHINICHI; OIKE, YUSUKE
To: SONY CORPORATION
Reel/Frame 025883/0526 →
Priority Claims (1)
JP 2010-054140 · Mar 11, 2010 · national
Continuity (1)
Related Publication 20110221940A1 · Sep 15, 2011