IP Library Granted Patent US 9,076,774
Granted Patent B2
US 9,076,774 · App. 13/894,756 · Granted Jul 7, 2015

Semiconductor device and a method of manufacturing same

Inventors: Yukihiro Kumagai (Hitachinaka, JP); Michiaki Hiyoshi (Yokohama, JP)
Assignee: Hitachi Power Semiconductor Device, Ltd.
H01L23/488H01L21/02107H01L23/047H01L23/3735H01L23/544H01L24/29H01L24/32H01L24/83H01L25/072H01L2223/54406H01L2223/54413H01L2223/5442H01L2223/54433H01L2224/26175H01L2224/291H01L2224/32225H01L2224/83447H01L2224/83455H01L2224/83815H01L2924/3512H01L2924/13055H01L2223/54486H01L23/498H01L23/49844H01L2924/1305
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,076,774
App. No.
13/894,756
Granted
Jul 7, 2015
Kind
B2
Abstract

In a semiconductor device where a metal circuit layer is disposed over a main planar surface of an insulating substrate, a semiconductor chip is connected by way of a solder over the metal circuit layer, and a metal wiring is connected over the metal circuit layer, in which a solder flow prevention area comprising a linear oxide material is formed between the semiconductor chip and the ultrasonic metal bonding region over the metal circuit layer.

Claims (5)

1. A semiconductor device in which a metal circuit layer is provided over a main planar surface of an insulating substrate, a semiconductor chip is soldered to the metal circuit layer, and a metal wiring connection portion is connected over the metal circuit layer,

wherein a linear oxide material is formed in the metal circuit layer between the semiconductor chip and the metal wiring connection portion over the surface of the metal circuit layer.

2. The semiconductor device according to claim 1 , wherein the surface of the oxide material is roughened more than the surface of the metal circuit layer.

3. The semiconductor device according to claim 1 , wherein the oxide material is disposed so as to surround the semiconductor chip.

4. The semiconductor device according to claim 1 , wherein a mark is formed to the metal circuit layer.

Assignments (3)
CHANGE OF NAME Recorded Apr 30, 2025
From: HITACHI POWER SEMICONDUCTOR DEVICE LTD.
To: MINEBEA POWER SEMICONDUCTOR DEVICE INC.
Reel/Frame 071142/0232 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 3, 2014
From: HITACHI, LTD.
To: HITACHI POWER SEMICONDUCTOR DEVICE, LTD.
Reel/Frame 033015/0182 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2013
From: KUMAGAI, YUKIHIRO; HIYOSHI, MICHIAKI
To: HITACHI, LTD.
Reel/Frame 030684/0440 →
Priority Claims (1)
JP 2012-120376 · May 28, 2012 · national
Continuity (1)
Related Publication 20130313711A1 · Nov 28, 2013