IP Library Granted Patent US 9,076,874
Granted Patent B2
US 9,076,874 · App. 13/488,879 · Granted Jul 7, 2015

Semiconductor device and method for manufacturing the same

Inventors: Shunpei Yamazaki (Tokyo, JP); Tatsuya Honda (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/7869H01L21/02554H01L21/02565H01L27/1225H01L29/78609H01L29/78621H01L29/78696H01L29/66969
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,076,874
App. No.
13/488,879
Granted
Jul 7, 2015
Kind
B2
Abstract

An object is to provide a structure of a transistor which has a channel formation region formed using an oxide semiconductor and a positive threshold voltage value, which enables a so-called normally-on switching element. The transistor includes an oxide semiconductor stack in which at least a first oxide semiconductor layer and a second oxide semiconductor layer with different energy gaps are stacked and a region containing oxygen in excess of its stoichiometric composition ratio is provided.

Claims (24)

1. A semiconductor device comprising:

an oxide semiconductor stack including a first oxide semiconductor layer, a second oxide semiconductor layer in contact with a top surface of the first oxide semiconductor layer, and a third oxide semiconductor layer in contact with a top surface and a side surface of the second oxide semiconductor layer and in contact with a side surface of the first oxide semiconductor layer, wherein the second oxide semiconductor layer has a smaller energy gap than the first oxide semiconductor layer, and the third oxide semiconductor layer has a larger energy gap than the second oxide semiconductor layer;

a source electrode layer and a drain electrode layer adjacent to the oxide semiconductor stack;

a gate insulating film adjacent to the oxide semiconductor stack; and

a gate electrode layer adjacent to the oxide semiconductor stack with the gate insulating film interposed therebetween,

wherein, in the oxide semiconductor stack, a region which does not overlap the source electrode layer or the drain electrode layer has a higher oxygen concentration than a region which overlaps the source electrode layer or the drain electrode layer.

2. The semiconductor device according to claim 1 , wherein an electron affinity of the second oxide semiconductor layer is higher than electron affinities of the first oxide semiconductor layer and the third oxide semiconductor layer.

3. The semiconductor device according to claim 1 , wherein a region which is in the oxide semiconductor stack and does not overlap with the gate electrode layer contains dopant.

4. The semiconductor device according to claim 1 , further comprising:

an interlayer insulating film over the gate electrode layer, wherein the interlayer insulating film has a contact hole reaching at least one of the source electrode layer and the drain electrode layer; and

a wiring layer over the interlayer insulating film, wherein the wiring layer is connected to the at least one of the source electrode layer and the drain electrode layer through the contact hole.

5. The semiconductor device according to claim 1 , wherein the semiconductor device is one selected from the group consisting of a table having a display portion, a television set, a computer, and a mobile phone.

6. A semiconductor device comprising:

an oxide semiconductor stack including a first oxide semiconductor layer, a second oxide semiconductor layer in contact with a top surface of the first oxide semiconductor layer, and a third oxide semiconductor layer in contact with a top surface and a side surface of the second oxide semiconductor layer and in contact with a side surface of the first oxide semiconductor layer, wherein the second oxide semiconductor layer has a smaller energy gap than the first oxide semiconductor layer, and the third oxide semiconductor layer has a larger energy gap than the second oxide semiconductor layer;

a source electrode layer and a drain electrode layer adjacent to the oxide semiconductor stack;

a gate insulating film over the oxide semiconductor stack; and

a gate electrode layer over the oxide semiconductor stack with the gate insulating film interposed therebetween,

wherein, in the oxide semiconductor stack, a region which does not overlap the source electrode layer or the drain electrode layer has a higher oxygen concentration than a region which overlaps the source electrode layer or the drain electrode layer.

7. The semiconductor device according to claim 6 , wherein an electron affinity of the second oxide semiconductor layer is higher than electron affinities of the first oxide semiconductor layer and the third oxide semiconductor layer.

8. The semiconductor device according to claim 6 , wherein a region which is in the oxide semiconductor stack and does not overlap with the gate electrode layer contains dopant.

9. The semiconductor device according to claim 6 , further comprising:

an interlayer insulating film over the gate electrode layer, wherein the interlayer insulating film has a contact hole reaching at least one of the source electrode layer and the drain electrode layer; and

a wiring layer over the interlayer insulating film, wherein the wiring layer is connected to the at least one of the source electrode layer and the drain electrode layer through the contact hole.

10. The semiconductor device according to claim 6 , wherein the semiconductor device is one selected from the group consisting of a table having a display portion, a television set, a computer, and a mobile phone.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2012
From: YAMAZAKI, SHUNPEI; HONDA, TATSUYA
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 028849/0145 →
Priority Claims (1)
JP 2011-135365 · Jun 17, 2011 · national
Continuity (1)
Related Publication 20120319102A1 · Dec 20, 2012