IP Library › Granted Patent US 9,158,081
Granted Patent B2
US 9,158,081 · App. 14/089,487 · Granted Oct 13, 2015

Semiconductor package with an optical signal path, memory card including the same, and electronic system including the same

Inventors: Tae Ho Jo (Gwangju, KR); Taek Joong Kim (Seoul, KR); Wan Choon Park (Daejeon, KR); Sung Su Park (Yongin, KR)
Assignee: SK HYNIX INC.
G02B6/43
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,158,081
App. No.
14/089,487
Granted
Oct 13, 2015
Kind
B2
Abstract

A semiconductor package includes a substrate and an optical communication part. A first chip stack part and a second chip stack part are disposed over the substrate and are separate from each other, and the optical communication part is disposed in a cavity formed in the substrate to provide an optical signal path between the first and second chip stack parts.

Claims (16)

1. A semiconductor package comprising:

a substrate;

a first chip stack structure and a second chip stack structure that are disposed over the substrate and are separate from each other;

an optical communication part including a first optical transceiver electrically coupled to the first chip stack structure and a second optical transceiver electrically coupled to the second chip stack structure, wherein the first and second optical transceivers are disposed to be faced with each other in a cavity which is formed in the substrate, and provides an optical signal path between the first and second chip stack structures; and

radiation holes disposed at a separation portion of the substrate, wherein the radiation holes are formed to pass through the separation portion so as to spread out heat that is generated from the first and second optical transceivers, and the separation portion of the substrate is disposed over the cavity and between the first and second chip stack structures.

2. The semiconductor package of claim 1 ,

wherein the optical communication part further includes a plurality of total reflectors which are disposed in the cavity to provide the optical signal path, and

wherein the plurality of total reflectors are aligned with the first and second optical transceivers.

3. The semiconductor package of claim 1 , wherein the optical communication part further includes optical fibers which are disposed in the cavity and coupled to the first and second optical transceivers to provide the optical signal path between the first and second optical transceivers.

4. The semiconductor package of claim 1 , further comprising:

first through substrate vias penetrating the substrate to electrically couple the first optical transceiver to the first chip stack structure; and

second through substrate vias penetrating the substrate to electrically couple the second optical transceiver to the second chip stack structure.

5. The semiconductor package of claim 1 , wherein the first chip stack structure includes one or more memory chips that are stacked.

6. The semiconductor package of claim 5 , wherein each memory chip is a DRAM chip.

7. The semiconductor package of claim 1 , wherein the first chip stack structure includes a plurality of stacked memory chips which are electrically coupled to each other by through silicon vias (TSVs).

8. The semiconductor package of claim 1 , wherein the second chip stack structure includes one or more logic chips that are stacked.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 26, 2013
From: JO, TAE HO; KIM, TAEK JOONG; PARK, WAN CHOON; PARK, SUNG SU
To: SK HYNIX INC.
Reel/Frame 031678/0711 →
Priority Claims (1)
KR 10-2013-0078446 · Jul 4, 2013 · national
Continuity (1)
Related Publication 20150010269A1 · Jan 8, 2015