IP Library › Granted Patent US 9,312,341
Granted Patent B2
US 9,312,341 · App. 14/186,468 · Granted Apr 12, 2016

Compound semiconductor device, power source device and high frequency amplifier and method for manufacturing the same

Inventors: Tetsuro Ishiguro (Kawasaki, JP); Norikazu Nakamura (Sagamihara, JP)
Assignee: FUJITSU LIMITED
H01L29/205H01L21/0254H01L21/0262H01L21/02381H01L21/02458H01L21/02502H01L21/02576H01L21/76224H01L29/1075H01L29/2003H01L29/36H01L29/7787
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,312,341
App. No.
14/186,468
Granted
Apr 12, 2016
Kind
B2
Abstract

A compound semiconductor device includes: a substrate; and a compound semiconductor lamination structure formed over the substrate, the compound semiconductor lamination structure including a buffer layer containing an impurity, and an active layer formed over the buffer layer.

Claims (49)

1. A compound semiconductor device comprising:

a substrate; and

a compound semiconductor lamination structure formed over the substrate, the compound semiconductor lamination structure including

a first buffer layer not containing an impurity,

a second buffer layer formed over the first buffer layer and containing an impurity,

a third buffer layer formed over the second buffer layer and not containing an impurity, and

an active layer formed over the third buffer layer,

wherein the third buffer layer has the same composition as that of the active layer, has a high ratio of lateral overgrowth as compared to that of the active layer.

2. The compound semiconductor device according to claim 1 , wherein

the second buffer layer has a lattice constant larger than that of the first buffer layer and smaller than that of the active layer.

3. The compound semiconductor device according to claim 1 ,

wherein the impurity includes an n-type impurity, a p-type impurity, or any combination thereof.

4. The compound semiconductor device according to claim 1 , wherein

in the second buffer layer, the concentration of the impurity is gradually decreased from a substrate side to an active layer side.

5. A method for manufacturing a compound semiconductor device, the method comprising:

forming a first buffer layer that does not contain an impurity;

forming a second buffer layer over the first buffer layer, the second buffer layer contains an impurity;

forming a third buffer layer over the second buffer layer, the third buffer layer does not contain an impurity; and

forming an active layer formed over the third buffer layer,

wherein the third buffer layer has the same composition as that of the active layer, has a high ratio of lateral overgrowth as compared to that of the active layer.

6. The method for manufacturing a compound semiconductor device according to claim 5 , wherein

the second buffer layer has a lattice constant larger than that of the first buffer layer and smaller than that of the active layer.

7. The method for manufacturing a compound semiconductor device according to claim 5 , wherein

the impurity includes an n-type impurity, a p-type impurity, or any combination thereof.

8. The method for manufacturing a compound semiconductor device according to claim 5 , wherein

in the second buffer layer, the concentration of the impurity is gradually decreased from a substrate side to an active layer side.

9. The method for manufacturing a compound semiconductor device according to claim 5 , wherein

the third buffer layer is formed under a low pressure and a low V/III ratio condition as compared to that for the active layer.

10. A power source device comprising:

a high-voltage circuit including

a transistor including

a substrate, and

a compound semiconductor lamination structure formed over the substrate, the compound semiconductor lamination structure including

a first buffer layer not containing an impurity,

a second buffer layer formed over the first buffer layer and containing an impurity,

a third buffer layer formed over the second buffer layer and not containing an impurity, and

an active layer formed over the third buffer layer;

a low-voltage circuit; and

a transformer formed between the high-voltage circuit and the low-voltage circuit,

wherein the third buffer layer has the same composition as that of the active layer, has a high ratio of lateral overgrowth as compared to that of the active layer.

11. A high frequency amplifier which amplifies and sends an input high frequency voltage, the amplifier comprising:

a transistor including

a substrate, and

a compound semiconductor lamination structure formed over the substrate, the compound semiconductor lamination structure including

a first buffer layer not containing an impurity,

a second buffer layer formed over the first buffer layer and containing an impurity,

a third buffer layer formed over the second buffer layer and not containing an impurity, and

an active layer formed over the third buffer layer,

wherein the third buffer layer has the same composition as that of the active layer, has a high ratio of lateral overgrowth as compared to that of the active layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2014
From: ISHIGURO, TETSURO; NAKAMURA, NORIKAZU
To: FUJITSU LIMITED
Reel/Frame 032405/0343 →
Priority Claims (1)
JP 2013-073401 · Mar 29, 2013 · national
Continuity (1)
Related Publication 20140291725A1 · Oct 2, 2014