IP Library › Granted Patent US 9,324,875
Granted Patent B2
US 9,324,875 · App. 14/054,180 · Granted Apr 26, 2016

Semiconductor device

Inventor: Shunpei Yamazaki (Setagaya, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/7869H01L29/41733H01L29/45H01L29/4908H01L29/66969H01L29/78693H01L29/78696
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,324,875
App. No.
14/054,180
Granted
Apr 26, 2016
Kind
B2
Abstract

A semiconductor device includes a transistor which includes a gate electrode, a gate insulating film in contact with the gate electrode, and a stacked-layer oxide film facing the gate electrode with the gate insulating film provided therebetween. In the semiconductor device, the stacked-layer oxide film includes at least a plurality of oxide films, at least one of the plurality of oxide films includes a channel formation region, a channel length of the transistor is greater than or equal to 5 nm and less than 60 nm, and a thickness of the gate insulating film is larger than a thickness of the oxide film including the channel formation region.

Claims (53)

1. A semiconductor device comprising a transistor, the transistor comprising:

a gate electrode;

a stacked-layer oxide film comprising a first oxide semiconductor film, a second oxide semiconductor film, and a third oxide semiconductor film;

a gate insulating film between the gate electrode and the stacked-layer oxide film; and

a source electrode and a drain electrode which are in contact with the stacked-layer oxide film,

wherein at least one of the first-third oxide semiconductor films includes a channel formation region,

wherein a channel length of the transistor is greater than or equal to 5 nm and less than 60 nm,

wherein a thickness of the gate insulating film is larger than a thickness of the one of the first-third oxide semiconductor films including the channel formation region,

wherein each of the source electrode and the drain electrode comprises a first conductive layer and a second conductive layer over the first conductive layer,

wherein the third oxide semiconductor film is between the source electrode of the first conductive layer and the second conductive layer over the first conductive layer, and is between the drain electrode of the first conductive layer and the second conductive layer,

wherein a side surface of the second conductive layer extends beyond a side surface of the first conductive layer in a channel length direction, and

wherein the side surface of the second conductive layer is over the channel formation region.

2. The semiconductor device according to claim 1 , wherein the channel length of the transistor is greater than or equal to 10 nm and less than or equal to 40 nm.

3. The semiconductor device according to claim 1 , wherein a thickness of the gate insulating film which is obtained by conversion into a thickness of a silicon oxide film is greater than or equal to 20 nm and less than or equal to 30 nm.

4. The semiconductor device according to claim 1 , wherein an off-state leakage current of the transistor at 85° C. is less than 1 zA/μm.

5. The semiconductor device according to claim 1 , wherein an off-state leakage current of the transistor at 85° C. is less than 1 yA/μm.

6. The semiconductor device according to claim 1 ,

wherein the second oxide semiconductor film is over the first oxide semiconductor film, and the third oxide semiconductor film is over the first oxide semiconductor film with the second oxide semiconductor film provided therebetween, and

wherein the second oxide semiconductor film includes the channel formation region.

7. The semiconductor device according to claim 1 ,

wherein the second oxide semiconductor film is over the first oxide semiconductor film, and the third oxide semiconductor film is over the first oxide semiconductor film with the second oxide semiconductor film provided therebetween,

wherein the second oxide semiconductor film is a c-axis aligned crystalline oxide semiconductor film including crystal parts, and

wherein the third oxide semiconductor film is a c-axis aligned crystalline oxide semiconductor film or an amorphous oxide film.

8. The semiconductor device according to claim 1 , further comprising:

an oxide film over the first conductive layer and the second conductive layer, the oxide film being in contact with the stacked-layer oxide film; and

a third conductive layer overlapping with the first conductive layer with the oxide film provided therebetween and a fourth conductive layer overlapping with the second conductive layer with the oxide film provided therebetween.

9. A semiconductor device comprising a transistor, the transistor comprising:

a gate electrode over an insulating surface;

a stacked-layer oxide film including oxide films;

a gate insulating film between the gate electrode and the stacked-layer oxide film; and

a source electrode and a drain electrode which are in contact with the stacked-layer oxide film,

wherein at least one of the oxide films includes a channel formation region,

wherein a channel length of the transistor is greater than or equal to 5 nm and less than 60 nm,

wherein a thickness of the gate insulating film is larger than a thickness of the one of the oxide films including the channel formation region,

wherein each of the source electrode and the drain electrode comprises a first conductive layer and a second conductive layer over the first conductive layer, and

wherein a bottom surface of the second conductive layer is in contact with a top surface of the stacked-layer oxide film and the insulating surface.

10. The semiconductor device according to claim 9 ,

wherein the stacked-layer oxide film includes a region where the gate electrode overlaps with the source electrode or the drain electrode in a channel length direction, and

wherein a length of the region is greater than or equal to 5% and less than 10% of the channel length.

11. The semiconductor device according to claim 9 , wherein a material of the first conductive layer is the same as a material of the second conductive layer.

12. The semiconductor device according to claim 9 , wherein a material of the first conductive layer is different from a material of the second conductive layer.

13. The semiconductor device according to claim 9 , wherein the channel length of the transistor is greater than or equal to 10 nm and less than or equal to 40 nm.

14. The semiconductor device according to claim 9 , wherein a thickness of the gate insulating film which is obtained by conversion into a thickness of a silicon oxide film is greater than or equal to 20 nm and less than or equal to 30 nm.

15. The semiconductor device according to claim 9 , wherein an off-state leakage current of the transistor at 85° C. is less than 1 zA/μm.

16. The semiconductor device according to claim 9 , wherein an off-state leakage current of the transistor at 85° C. is less than 1 yA/μm.

17. The semiconductor device according to claim 9 , wherein the stacked-layer oxide film is a stacked film of oxide semiconductor films.

18. The semiconductor device according to claim 9 ,

wherein the oxide films include a first oxide film, a second oxide film over the first oxide film, and a third oxide film over the first oxide film with the second oxide film provided therebetween, and

wherein the second oxide film includes the channel formation region.

19. The semiconductor device according to claim 9 ,

wherein the oxide films include a first oxide film, a second oxide film over the first oxide film, and a third oxide film over the first oxide film with the second oxide film provided therebetween,

wherein the second oxide film is a c-axis aligned crystalline oxide semiconductor film including crystal parts, and

wherein the third oxide film is a c-axis aligned crystalline oxide semiconductor film or an amorphous oxide film.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 15, 2013
From: YAMAZAKI, SHUNPEI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 031410/0227 →
Priority Claims (1)
JP 2012-230361 · Oct 17, 2012 · national
Continuity (1)
Related Publication 20140103346A1 · Apr 17, 2014