IP Library › Granted Patent US 9,349,855
Granted Patent B2
US 9,349,855 · App. 14/081,355 · Granted May 24, 2016

Wide band gap semiconductor device

Inventor: Naoki Kumagai (Matsumoto, JP)
Assignee: FUJI ELECTRIC CO., LTD.
H01L29/7813H01L29/0878H01L29/1095H01L29/1608H01L29/41766H01L29/42368
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,349,855
App. No.
14/081,355
Granted
May 24, 2016
Kind
B2
Abstract

A semiconductor device comprises an n+ type SiC semiconductor substrate, an n type low concentration drift layer of an SiC semiconductor on the substrate, p type channel regions selectively arranged in the drift layer with a specified distance between the channel regions, an n type source region selectively arranged in the channel region, a source electrode in common contact with the source region and the channel region, and a gate electrode disposed over the drift layer between two channel regions, and over a part of the channel region positioned between the drift layer and the source region intercalating a gate oxide film therebetween. The drift layer has a low concentration of at most 70% of the concentration that is required to exhibit a specified withstand voltage at a minimum ON resistance.

Claims (27)

1. A wide band gap semiconductor device comprising:

a wide band gap semiconductor substrate of a first conductivity type with a high impurity concentration;

a drift layer of the first conductivity type with a low impurity concentration composed of a wide band gap semiconductor material on the substrate;

a plurality of channel regions of a second conductivity type selectively arranged in a surface region of the drift layer and contacting the drift layer, with a specified distance between the channel regions;

a source region of the first conductivity type selectively arranged in a surface region of the plurality of channel regions of the second conductivity type;

a contact region of the second conductivity type, at least a portion of a channel region of the plurality of channel regions extending from a side surface of the drift layer to a side surface of the contact region;

a source electrode in contact with a surface of the source region; and

a gate electrode disposed over a surface of the surface region of the drift layer positioned between the plurality of channel regions and over surfaces of the plurality of channel regions each positioned between the surface region of the drift layer and the source region, intercalating a gate oxide film beneath the gate electrode;

wherein the drift layer of the first conductivity type with a low impurity concentration composed of a wide band gap semiconductor material has a low impurity concentration not higher than 70% of an impurity concentration that is required to exhibit a withstand voltage of 1200 V at a minimum ON resistance.

2. The wide band gap semiconductor device according to claim 1 , wherein the drift layer of the first conductivity type with a low impurity concentration composed of a wide band gap semiconductor material has a low impurity concentration not higher than 50% of the impurity concentration that is required to exhibit a specified withstand voltage at a minimum ON resistance.

3. The wide band gap semiconductor device according to claim 2 , wherein an impurity concentration in the surface region of the drift layer positioned between the channel regions is higher than an impurity concentration in another portion of the drift layer.

4. The wide band gap semiconductor device according to claim 1 , wherein the drift layer of the first conductivity type with a low impurity concentration composed of a wide band gap semiconductor material has a low impurity concentration of at least 25% of the impurity concentration that is required to exhibit a specified withstand voltage at a minimum ON resistance.

5. The wide band gap semiconductor device according to claim 4 , wherein an impurity concentration in the surface region of the drift layer positioned between the channel regions is higher than an impurity concentration in another portion of the drift layer.

6. The wide band gap semiconductor device according to claim 1 , wherein an impurity concentration in the surface region of the drift layer positioned between the plurality of channel regions is higher than an impurity concentration in another portion of the drift layer.

7. The wide band gap semiconductor device according to claim 1 , wherein a thickness of a part of the gate oxide film that is in contact with the surface region of the drift layer positioned between the plurality of channel regions is thicker than a thickness of a part of the gate oxide film that is in contact with a surface of the plurality of channel regions positioned between the surface region of the drift layer and the source region.

8. The wide band gap semiconductor device according to claim 1 , wherein the wide band gap semiconductor material is selected from the group consisting of silicon carbide (SiC) semiconductor, gallium nitride (GaN) semiconductor, and diamond.

9. A device, comprising:

a wide-band gap semiconductor substrate of a first conductivity type;

a drift layer of the first conductivity type on the wide-band gap semiconductor substrate;

at least one channel region of a second conductivity type in contact with the drift layer;

a contact region of the second conductivity type, the at least one channel region extending from a side surface of the drift layer to a side surface of the contact region;

a source region of the first conductivity type in the at least one channel region; and

a source electrode and a gate electrode over the drift layer;

wherein the drift layer has an impurity concentration not higher than 70% of 1.3×10 16 cm −3 .

10. The device of claim 9 , wherein the impurity concentration is not higher than 50% of 1.3×10 16 cm −3 .

11. The device of claim 9 , wherein the impurity concentration is between 25% and 70% of 1.3×10 16 cm −3 .

12. The device of claim 9 , wherein the impurity concentration is between 25% and 50% of 1.3×10 16 cm −3 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 15, 2013
From: KUMAGAI, NAOKI
To: FUJI ELECTRIC CO., LTD.
Reel/Frame 031612/0497 →
Priority Claims (1)
JP 2012-261221 · Nov 29, 2012 · national
Continuity (1)
Related Publication 20140145209A1 · May 29, 2014