IP Library › Granted Patent US 9,369,225
Granted Patent B2
US 9,369,225 · App. 13/632,230 · Granted Jun 14, 2016

Distribution of an electronic reference clock signal that includes delay and validity information

Inventors: Markus Hammes (Dinslaken, DE); Christoph Schultz (Essen, DE); Edoardo Valori (Duesseldorf, DE); Michael Wilhelm (Mammendorf, DE); Junlin Yan (Duesseldorf, DE)
Assignee: INTEL DEUTSCHLAND GMBH
H04J3/0685H04B1/0082H04B1/04H04B1/16H04B2001/0491
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,369,225
App. No.
13/632,230
Granted
Jun 14, 2016
Kind
B2
Abstract

An integrated circuit has a clock subsystem, and a circuit. The clock subsystem is configured to provide a reference clock signal to a first module and a second module. The circuit is configured to distribute information describing characteristics of the reference clock signal to the second module. The information distributed with the circuit enables the second module to adapt the reference clock signal based on the information.

Claims (25)

1. An integrated circuit comprising:

a clock subsystem configured to provide a reference clock signal to a first module and a second module; and

a circuit configured to distribute information describing characteristics of the reference clock signal to the second module,

wherein the information distributed with the circuit enables the second module to adapt the reference clock signal based on the information and includes delay and validity information indicating when and whether the reference clock signal is valid and timing information on when a frequency of the reference clock signal changes.

2. The integrated circuit of claim 1 , wherein the first module is a mobile communication standard configured to synchronize to a base station in a mobile communication network.

3. The integrated circuit of claim 2 wherein the first module is configured to be driven by a voltage-controlled temperature-compensated crystal oscillator (VCTCXO) grade clock signal and the second module is configured to be driven by a temperature-compensated crystal oscillator (TCXO) grade clock signal.

4. The integrated circuit of claim 1 , wherein the second module includes a global navigation satellite system (GNSS) receiver.

5. The integrated circuit of claim 1 , wherein the information is generated by the clock subsystem.

6. The integrated circuit of claim 1 , wherein the information is generated by the first module.

7. The integrated circuit of claim 1 , wherein an algorithm within the second module continuously adapts the second module based on clock quality provided in the information.

8. The integrated circuit of claim 1 , wherein the clock subsystem is integrated into the first module.

9. The integrated circuit of claim 1 , wherein the clock subsystem is a separate module.

10. A method for sharing a clock signal comprising:

distributing a reference clock signal to a first module and a second module;

distributing information to the second module describing characteristics of the reference clock signal and including delay and validity information indicating when and whether the reference clock signal is valid and timing information on when a frequency of the reference clock signal changes; and

adapting the reference clock signal with the information to meet clocking requirements of the second module.

11. The method of claim 10 , further comprising

synchronizing the reference clock signal to a base station in a mobile communication network.

12. The method of claim 10 ,

wherein the reference clock signal is generated with a oscillating signal from a voltage-controlled temperature-compensated crystal oscillator (VCTCXO) or a crystal oscillator (XO);

wherein the information comprises a frequency correction value configured to adjust a digital to analog converter (DAC); and

wherein adapting the reference clock signal comprises adjusting the digital to analog converter (DAC) with the frequency correction value of the information, and low-pass filtering the reference clock signal with a digital filter.

13. The method of claim 10 , wherein an algorithm within the second module continuously adapts the second module based on clock quality provided in the information.

14. The method of claim 10 , wherein the reference clock signal is generated within the first module.

15. The method of claim 10 , wherein the reference clock signal is generated within separate clock subsystem module.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 17, 2020
From: INTEL CORPORATION
To: APPLE INC.
Reel/Frame 053518/0586 →
CONFIRMATORY ASSIGNMENT EFFECTIVE AS OF JANUARY 1, 2018 Recorded Aug 12, 2020
From: INTEL DEUTSCHLAND GMBH
To: INTEL CORPORATION
Reel/Frame 053477/0001 →
CHANGE OF NAME Recorded Nov 6, 2015
From: INTEL MOBILE COMMUNICATIONS GMBH
To: INTEL DEUTSCHLAND GMBH
Reel/Frame 037057/0061 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 1, 2012
From: HAMMES, MARKUS; SCHULTZ, CHRISTOPH; VALORI, EDOARDO; WILHELM, MICHAEL; YAN, JUNLIN
To: INTEL MOBILE COMMUNICATIONS GMBH
Reel/Frame 029052/0917 →
Continuity (1)
Related Publication 20140094218A1 · Apr 3, 2014