IP Library › Granted Patent US 9,466,526
Granted Patent B2
US 9,466,526 · App. 14/453,625 · Granted Oct 11, 2016

Metal trench decoupling capacitor structure penetrating through a shallow trench isolation

Inventor: Ta-Hsun Yeh (Hsinchu, TW)
Assignee: Realtek Semiconductor Corp.
H01L21/76877H01L21/76224H01L27/0629H01L29/66181H01L29/945
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,466,526
App. No.
14/453,625
Granted
Oct 11, 2016
Kind
B2
Abstract

A metal trench de-coupling capacitor structure includes a vertical trench disposed in a substrate, an insulating layer deposited on the sidewall of the vertical trench, an inter-layer dielectric layer covering the substrate and the insulating layer, and a metal layer penetrating the interlayer dielectric layer to fill up the vertical trench. The metal layer is electrically connected to a power source.

Claims (21)

1. A metal trench de-coupling capacitor structure, comprising:

a substrate which is grounded, comprising a shallow trench isolation;

a vertical trench disposed in said substrate, penetrating said shallow trench isolation and partially surrounded by said shallow trench isolation;

an insulating layer disposed on the sidewall of said vertical trench; and

a metal connection layer comprising a lateral extending portion, disposed on said substrate and filling up said vertical trench, wherein said metal connection layer is electrically connected to a power;

wherein said substrate further comprises at least one element region adjacent to said vertical trench so that said shallow trench isolation partially surrounds at least one said element region.

2. The metal trench de-coupling capacitor structure of claim 1 , wherein at least one said element region comprises a digital circuit element region, an analog circuit element region, a dummy element region or a radio frequency circuit element region.

3. The metal trench de-coupling capacitor structure of claim 2 , wherein said vertical trench is deeper than any semiconductor element in the at least one said element region.

4. The metal trench de-coupling capacitor structure of claim 2 , wherein said metal connection layer decreases a power noise coming from at least one said element region by means of de-coupling.

5. The metal trench de-coupling capacitor structure of claim 1 , wherein said vertical trench conformally penetrates said shallow trench isolation and is partially surrounded by said shallow trench isolation.

6. A metal trench de-coupling capacitor structure, comprising:

a substrate which is grounded;

a vertical trench penetrating a shallow trench isolation and disposed in said substrate;

an insulating layer disposed on the sidewall of said vertical trench; and

a metal connection layer comprising a lateral extending portion, disposed on said substrate, without directly contacting said shallow trench isolation and filling up said vertical trench, wherein said metal connection layer is electrically connected to a power.

7. The metal trench de-coupling capacitor structure of claim 6 , wherein said substrate further comprises:

at least one element region adjacent to said vertical trench; and

a shallow trench isolation, to partially surround at least one said element region.

8. The metal trench de-coupling capacitor structure of claim 7 , wherein at least one said element region comprises a digital circuit element region, an analog circuit element region, a dummy element region or a radio frequency circuit element region.

9. The metal trench de-coupling capacitor structure of claim 7 , wherein said vertical trench is deeper than any semiconductor element in at least one said element region.

10. The metal trench de-coupling capacitor structure of claim 7 , wherein said metal connection layer decreases a power noise coming from at least one said element region by means of de-coupling.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 7, 2014
From: YEH, TA-HSUN
To: REALTEK SEMICONDUCTOR CORP.
Reel/Frame 033481/0317 →
Priority Claims (1)
TW 102131715 A · Sep 3, 2013 · national
Continuity (1)
Related Publication 20150061075A1 · Mar 5, 2015