IP Library › Granted Patent US 9,481,568
Granted Patent B2
US 9,481,568 · App. 14/695,494 · Granted Nov 1, 2016

Integration of active devices with passive components and MEMS devices

Inventors: Michael J. DeBar (Tustin, CA); David J. Howard (Irvine, CA); Jeff Rose (Hawthorne, CA)
Assignee: Newport Fab, LLC
B81C1/00246B81B7/008B81B2201/0221B81B2207/015B81B2207/07
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,481,568
App. No.
14/695,494
Granted
Nov 1, 2016
Kind
B2
Abstract

Integration of active devices with passive components and MEMS devices is disclosed. An integrated semiconductor structure includes an active device having a device top electrode connected to a conductive jumper by a device-side via/interconnect metal stack. The integrated semiconductor structure also includes a passive component having a component bottom plate connected to the conductive jumper by a component-side via/interconnect metal stack. The component bottom plate is situated at an intermediate metal level higher than the device top electrode, and the conductive jumper is situated at a connecting metal level higher than the component bottom plate. The conductive jumper reduces undesirable charge flow into the active device during fabrication of the passive component. The passive component can be, for example, a MEMS device.

Claims (11)

1. An integrated semiconductor structure comprising:

an active device having a device top electrode connected to a conductive jumper by a device-side via/interconnect metal stack that includes a first plurality of interconnect metals and vias that are alternately stacked;

a passive component comprising a microelectromechanical systems (MEMS) device having a component bottom plate connected to said conductive jumper by a component-side via/interconnect metal stack that includes a second plurality of interconnect metals and vias that are alternately stacked,

said component bottom plate being situated at an intermediate metal level higher than said device top electrode, and said conductive jumper being situated at a connecting metal level higher than said component bottom plate.

2. The integrated semiconductor structure of claim 1 , wherein a component top plate is situated at said connecting metal level.

3. The integrated semiconductor structure of claim 1 , wherein a component top plate is situated below said connecting metal level.

4. The integrated semiconductor structure of claim 1 , wherein said conductive jumper reduces undesirable charge flow into said active device during fabrication of said passive component.

5. The integrated semiconductor structure of claim 1 , wherein said active device is configured to provide a driving signal to said passive component through said conductive jumper.

6. The integrated semiconductor structure of claim 1 , wherein said MEMS device comprises an actuation plate.

7. The integrated semiconductor structure of claim 1 , wherein said MEMS device is a variable capacitor.

8. The integrated semiconductor structure of claim 1 , wherein said active device comprises at least one CMOS transistor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 24, 2015
From: DEBAR, MICHAEL J.; HOWARD, DAVID J.; ROSE, JEFF
To: NEWPORT FAB, LLC DBA JAZZ SEMICONDUCTOR
Reel/Frame 035490/0327 →
Continuity (2)
Provisional Application 62142085 · Apr 2, 2015
Related Publication 20160289065A1 · Oct 6, 2016