IP Library › Granted Patent US 9,601,640
Granted Patent B2
US 9,601,640 · App. 14/468,219 · Granted Mar 21, 2017

Electrical contacts to nanostructured areas

Inventors: Marcie R. Black (Salem, NH); Joanne Forziati (Everett, MA); Michael Jura (Santa Monica, CA); Jeff Miller (Brookline, MA); Brian Murphy (Revere, MA); Adam Standley (Cambridge, MA)
Assignee: Advanced Silicon Group, Inc.
H01L31/02366H01L21/283H01L21/28506H01L29/0676H01L29/413H01L31/0224H01L31/02167H01L31/02168H01L31/02363H01L31/022425H01L31/035218H01L31/035227H01L31/068H01L31/18Y02E10/50Y02E10/547
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,601,640
App. No.
14/468,219
Granted
Mar 21, 2017
Kind
B2
Abstract

A process is provided for contacting a nanostructured surface. In that process, a substrate is provided having a nanostructured material on a surface, the substrate being conductive and the nanostructured material being coated with an insulating material. A portion of the nanostructured material is at least partially removed. A conductor is deposited on the substrate in such a way that it is in electrical contact with the substrate through the area where the nanostructured material has been at least partially removed.

Claims (28)

1. An optoelectronic device comprising:

a substrate including a first surface;

a nanostructured area including nanostructures on the first surface of the substrate, the nanostructured area including a first segment in which the nanostructures are intact and a second segment in which the nanostructures are at least partially broken or removed, the second segment being laterally displaced from the first segment in a plane defined by the first surface of the substrate;

an electrically insulating layer atop the first surface; and

a conductor atop the electrically insulating layer over the second segment.

2. The optoelectronic device of claim 1 , wherein the insulating layer comprises alumina.

3. The optoelectronic device of claim 1 , wherein the second segment comprises a grid shape.

4. The optoelectronic device of claim 1 , wherein the conductor makes electrical contact to the substrate through the insulating layer over the second segment.

5. The optoelectronic device of claim 1 , wherein the second segment comprises a plurality of holes in the insulating layer having diameters between about 25 nm and about 250 nm and exposing the substrate.

6. The optoelectronic device of claim 5 , wherein the conductor makes electrical contact to the substrate through the plurality of holes in the insulating layer.

7. The optoelectronic device of claim 5 , wherein the device is a photovoltaic cell and its power conversion efficiency for AM1.5G simulated sunlight is at least about 10%.

8. The optoelectronic device of claim 1 , further comprising a covering layer disposed atop the second segment.

9. The optoelectronic device of claim 8 , wherein the covering layer comprises aluminum.

10. The optoelectronic device of claim 8 , wherein the covering layer comprises titanium.

11. The optoelectronic device of claim 1 , wherein the nanostructures comprise silicon.

12. The optoelectronic device of claim 1 , comprising a photovoltaic cell.

13. The optoelectronic device of claim 11 , wherein the nanostructures comprise silicon nanowires.

14. An optoelectronic device comprising:

a substrate including a first surface;

a nanostructured area on the first surface of the substrate, the nanostructured area including nanostructures;

a passivation layer atop the first surface;

a first segment of the nanostructured area including a plurality of holes in the passivation layer;

a second segment of the nanostructured area being free of holes in the passivation layer, the second segment being laterally displaced from the first segment in a plane defined by the first surface of the substrate; and

a conductor atop the passivation layer over the first segment.

15. The optoelectronic device of claim 14 , further comprising a covering layer disposed atop the first segment.

16. The optoelectronic device of claim 14 , wherein the nanostructures comprise silicon.

17. The optoelectronic device of claim 16 , wherein the nanostructures comprise silicon nanowires.

18. The optoelectronic device of claim 14 , comprising a photovoltaic cell.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 22, 2020
From: ADVANCED SILICON GROUP, INC.
To: ADVANCED SILICON GROUP TECHNOLOGIES, LLC
Reel/Frame 054143/0197 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 23, 2016
From: BLACK, MARCIE R.; FORZIATI, JOANNE; JURA, MICHAEL; MILLER, JEFFREY B.; MURPHY, BRIAN P.; STANDLEY, ADAM
To: BANDGAP ENGINEERING, INC.
Reel/Frame 040410/0612 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 23, 2016
From: BLACK, MARCIE R.; NEW ENTERPRISE ASSOCIATES 12, LP; MASSACHUSETTS GREEN ENERGY FUND I LP; ADAMS, TRACY; CHLEBOSKI, RICHARD; SHAW, ROBERT W., JR.; DANE SHULMAN ASSOCIATES, LLC
To: ADVANCED SILICON GROUP, INC.
Reel/Frame 040410/0622 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 23, 2016
From: BANDGAP ENGINEERING, INC.
To: MASSACHUSETTS GREEN ENERGY FUND I LP; ADAMS, TRACY; BLACK, MARCIE R.; CHLEBOSKI, RICHARD; SHAW, ROBERT W., JR.; DANE SHULMAN ASSOCIATES, LLC; NEW ENTERPRISE ASSOCIATES 12, LP
Reel/Frame 040679/0035 →
Continuity (4)
Division 13622864 · Sep 19, 2012
Provisional Application 61536243 · Sep 19, 2011
Related Publication 20150136212A1 · May 21, 2015
Related Publication 20160268452A9 · Sep 15, 2016