IP Library › Granted Patent US 9,704,893
Granted Patent B2
US 9,704,893 · App. 15/227,009 · Granted Jul 11, 2017

Semiconductor device and electronic device

Inventor: Masashi Fujita (Tokyo, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L27/124H01L27/1225H01L27/1255
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,704,893
App. No.
15/227,009
Granted
Jul 11, 2017
Kind
B2
Abstract

A low-power-consumption semiconductor device or the like is provided. Charge is accumulated in a node connected to a capacitor for a certain period to perform a current-voltage conversion. A gate of a transistor is connected to the node and the potential of one of a source and a drain of the transistor is changed gradually or continuously so that the potential is read when the transistor is turned on. The threshold voltage of the transistor and the capacitance value of the node are measured, so that the current-voltage conversion is performed more precisely.

Claims (81)

1. A semiconductor device comprising:

a first transistor;

a second transistor;

a third transistor;

a fourth transistor;

a fifth transistor;

a sixth transistor; and

a capacitor,

wherein one of a source and a drain of the first transistor is electrically connected to a first wiring,

wherein the other of the source and the drain of the first transistor is electrically connected to a first node,

wherein a gate of the first transistor is electrically connected to a second wiring,

wherein one of a source and a drain of the second transistor is electrically connected to the first node,

wherein the other of the source and the drain of the second transistor is electrically connected to a third wiring,

wherein a gate of the second transistor is electrically connected to a fourth wiring,

wherein one of a source and a drain of the third transistor is electrically connected to a fifth wiring,

wherein the other of the source and the drain of the third transistor is electrically connected to a second node,

wherein a gate of the third transistor is electrically connected to the first node,

wherein one of a source and a drain of the fourth transistor is electrically connected to the second node,

wherein the other of the source and the drain of the fourth transistor is electrically connected to a sixth wiring,

wherein a gate of the fourth transistor is electrically connected to a seventh wiring,

wherein one of a source and a drain of the fifth transistor is electrically connected to an eighth wiring,

wherein the other of the source and the drain of the fifth transistor is electrically connected to a ninth wiring,

wherein a gate of the fifth transistor is electrically connected to the second node,

wherein one of a source and a drain of the sixth transistor is electrically connected to the ninth wiring,

wherein the other of the source and the drain of the sixth transistor is electrically connected to a tenth wiring,

wherein a gate of the sixth transistor is electrically connected to the second node, and

wherein one of two electrodes of the capacitor is electrically connected to the first node.

2. The semiconductor device according to claim 1 , wherein at least one of the first to sixth transistors comprises an oxide semiconductor.

3. The semiconductor device according to claim 1 , further comprising an eleventh wiring, wherein the eleventh wiring is electrically connected to the other of the two electrodes of the capacitor.

4. The semiconductor device according to claim 3 , wherein a first signal input to the third wiring, a second signal input to the sixth wiring, a third signal input to the tenth wiring, and a fourth signal input to the eleventh wiring are the same signal.

5. The semiconductor device according to claim 1 , further comprising a circuit,

wherein the circuit comprises a seventh transistor,

wherein one of a source and a drain of the seventh transistor is electrically connected to the first wiring.

6. The semiconductor device according to claim 5 , wherein the circuit is a pixel circuit.

7. The semiconductor device according to claim 5 , wherein the seventh transistor is a driving transistor.

8. An electronic device comprising:

the semiconductor device according to claim 1 ; and

an antenna, a battery, a housing, a speaker, a microphone, or an operation switch.

9. A semiconductor device comprising:

a first transistor;

a second transistor;

a third transistor;

a fourth transistor;

a fifth transistor;

a sixth transistor;

a seventh transistor;

a capacitor; and

a current source,

wherein one of a source and a drain of the first transistor is electrically connected to a first wiring,

wherein the other of the source and the drain of the first transistor is electrically connected to a first node,

wherein a gate of the first transistor is electrically connected to a second wiring,

wherein one of a source and a drain of the second transistor is electrically connected to the first node,

wherein the other of the source and the drain of the second transistor is electrically connected to a third wiring,

wherein a gate of the second transistor is electrically connected to a fourth wiring,

wherein one of a source and a drain of the third transistor is electrically connected to a fifth wiring,

wherein the other of the source and the drain of the third transistor is electrically connected to a second node,

wherein a gate of the third transistor is electrically connected to the first node,

wherein one of a source and a drain of the fourth transistor is electrically connected to the second node,

wherein the other of the source and the drain of the fourth transistor is electrically connected to a sixth wiring,

wherein a gate of the fourth transistor is electrically connected to a seventh wiring,

wherein one of a source and a drain of the fifth transistor is electrically connected to an eighth wiring,

wherein the other of the source and the drain of the fifth transistor is electrically connected to a ninth wiring,

wherein a gate of the fifth transistor is electrically connected to the second node,

wherein one of a source and a drain of the sixth transistor is electrically connected to the ninth wiring,

wherein the other of the source and the drain of the sixth transistor is electrically connected to a tenth wiring,

wherein a gate of the sixth transistor is electrically connected to the second node,

wherein one of two electrodes of the capacitor is electrically connected to the first node,

wherein one of a source and a drain of the seventh transistor is electrically connected to the current source,

wherein the other of the source and the drain of the seventh transistor is electrically connected to the first node, and

wherein a gate of the seventh transistor is electrically connected to an eleventh wiring.

10. The semiconductor device according to claim 9 , wherein at least one of the first to seventh transistors comprises an oxide semiconductor.

11. The semiconductor device according to claim 9 , further comprising a twelfth wiring, wherein the twelfth wiring is electrically connected to the other of the two electrodes of the capacitor.

12. The semiconductor device according to claim 11 , wherein a first signal input to the third wiring, a second signal input to the sixth wiring, a third signal input to the tenth wiring, and a fourth signal input to the twelfth wiring are the same signal.

13. The semiconductor device according to claim 9 , further comprising a circuit,

wherein the circuit comprises an eighth transistor, and

wherein one of a source and a drain of the eighth transistor is electrically connected to the first wiring.

14. The semiconductor device according to claim 13 , wherein the circuit is a pixel circuit.

15. The semiconductor device according to claim 13 , wherein the eighth transistor is a driving transistor.

16. An electronic device comprising:

the semiconductor device according to claim 9 ; and

an antenna, a battery, a housing, a speaker, a microphone, or an operation switch.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 9, 2016
From: FUJITA, MASASHI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 039380/0844 →
Priority Claims (2)
JP 2015-157174 · Aug 7, 2015 · national
JP 2016-124397 · Jun 23, 2016 · national
Continuity (1)
Related Publication 20170040344A1 · Feb 9, 2017