IP Library Granted Patent US 9,859,301
Granted Patent B1
US 9,859,301 · App. 15/177,941 · Granted Jan 2, 2018

Methods for forming hybrid vertical transistors

Inventors: Karthik Balakrishnan (White Plains, NY); Kangguo Cheng (Schenectady, NY); Pouya Hashemi (White Plains, NY); Alexander Reznicek (Troy, NY)
Assignee: International Business Machines Corporation
H01L27/1207H01L21/02529H01L21/02532H01L21/8213H01L21/823481H01L21/84H01L29/0649H01L29/165H01L29/1608H01L29/66068H01L29/66666H01L29/7827
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,859,301
App. No.
15/177,941
Granted
Jan 2, 2018
Kind
B1
Abstract

A method for forming a hybrid semiconductor device includes growing a stack of layers on a semiconductor substrate. The stack of layers includes a bottom layer in contact with the substrate, a middle layer on the bottom layer and a top layer on the middle layer. First and second transistors are formed on the top layer. A protective dielectric is deposited over the first and second transistors. A trench is formed adjacent to the first transistors to expose the middle layer. The middle layer is removed from below the first transistors to form a cavity. A dielectric material is deposited in the cavity to provide a transistor on insulator structure for the first transistors and a bulk substrate structure for the second transistors.

Claims (27)

1. A method for forming a hybrid semiconductor device, comprising:

growing a stack of layers on a semiconductor substrate, the stack of layers including a bottom layer in contact with the substrate, a middle layer on the bottom layer and a top layer on the middle layer;

forming first and second transistors on the top layer;

depositing a protective dielectric over the first and second transistors;

forming a trench adjacent to the first transistors to expose the middle layer;

removing the middle layer from below the first transistors to form a cavity; and

depositing a dielectric material in the cavity to provide a transistor on insulator structure for the first transistors and a bulk substrate structure for the second transistors.

2. The method as recited in claim 1 , wherein growing the stack of layers includes epitaxially growing a Si:C layer as the bottom layer, a SiGe layer as the middle layer and a Si:C as the top layer.

3. The method as recited in claim 1 , wherein the first and second transistors include vertical transistors.

4. The method as recited in claim 1 , further comprising forming shallow trench isolation regions through the stack of layers between the first and second transistors.

5. The method as recited in claim 4 , wherein removing the middle layer from below the first transistors to form the cavity includes removing the middle layer up to the shallow trench isolation region.

6. The method as recited in claim 1 , further comprising forming a doped well in the middle layer for the second transistors.

7. The method as recited in claim 1 , wherein depositing the dielectric material in the cavity includes depositing a flowable oxide to fill the cavity.

8. A method for forming a hybrid semiconductor device, comprising:

growing a stack of layers on a semiconductor substrate, the stack of layers including a bottom layer in contact with the substrate, a middle layer on the bottom layer and a top layer on the middle layer;

forming shallow trench isolation regions through the stack of layers;

forming first and second transistors on the top layer;

depositing a conformal liner over the first and second transistors;

depositing a dielectric fill over the conformal liner;

etching a trench adjacent to the first transistors to expose the middle layer;

removing the middle layer from below the first transistors to form a cavity; and

depositing a dielectric material in the cavity to provide a transistor on insulator structure for the first transistors and a bulk substrate structure for the second transistors.

9. The method as recited in claim 8 , wherein growing the stack of layers includes epitaxially growing a Si:C layer as the bottom layer, a SiGe layer as the middle layer and a Si:C as the top layer.

10. The method as recited in claim 8 , wherein the first and second transistors includes vertical transistors.

11. The method as recited in claim 8 , wherein removing the middle layer from below the first transistors to form the cavity includes removing the middle layer up to the shallow trench isolation region.

12. The method as recited in claim 8 , further comprising forming a doped well in the middle layer for the second transistors.

13. The method as recited in claim 8 , wherein depositing the dielectric material in the cavity includes depositing a flowable oxide to fill the cavity.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2021
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 054823/0440 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 9, 2016
From: BALAKRISHNAN, KARTHIK; CHENG, KANGGUO; HASHEMI, POUYA; REZNICEK, ALEXANDER
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 038861/0824 →