IP Library Granted Patent US 9,872,068
Granted Patent B2
US 9,872,068 · App. 14/979,979 · Granted Jan 16, 2018

Interconnecting system, video signal transmitter and video signal receiver for transmitting an N-symbol data signal

Inventors: Vincent Aubineau (Areches, FR); Michael Andreas Staudenmaier (Munich, DE); Khaled Terras (Palaiseau, FR)
Assignee: NXP USA, Inc.
H04N21/4408H04N21/43632H04N21/42623
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,872,068
App. No.
14/979,979
Granted
Jan 16, 2018
Kind
B2
Abstract

The present application relates to an interconnect system comprising a video signal transmitter and video signal receiver for transmitting a stream of N-symbol data signals over an error prone wired parallel bus having at least N data signal lines. A line scrambler at the video signal transmitter is configured to accept an N-symbol data signal having a sequence of data symbols in a predefined order and to output a permuted sequence of data symbols in accordance with a permutation. The line de-scrambler at the video signal receiver is configured to accept the permuted sequence of data symbols at its input terminal and to restore the predefined order of data symbols from the permuted sequence of data symbols in accordance with the corresponding reverse permutation.

Claims (81)

1. An interconnect system for transmitting a stream of N-symbol data signals over an error prone wired connection, the system comprising:

a parallel bus having at least N data signal lines, each capable of transmitting a signal comprising one data symbol;

a line scrambler having N output terminals, each capable of outputting a signal comprising one data symbol; and

a line de-scrambler having N input terminals, each capable of accepting a signal comprising one data symbol;

wherein every output terminal of the line scrambler is coupled via a different data signal line to every respective input terminal of the line de-scrambler,

wherein the line scrambler is configured

to accept an N-symbol data signal having a sequence of data symbols in a predefined order; and

to output a permuted sequence of data symbols at the N output terminals of the line scrambler in accordance with a permutation,

wherein the line de-scrambler is configured

to accept the permuted sequence of data symbols at its input terminal;

to restore the predefined order of data symbols from the permuted sequence of data symbols in accordance with the corresponding reverse permutation; and

to output the restored N-symbol data signal comprising a sequence of data symbols in the predefined order.

2. The system according to claim 1 ,

wherein the line scrambler is further configured

to selectively route every data symbol to one different output terminal of the line scrambler in accordance with the permutation.

3. The system according to claim 1 ,

wherein the line de-scrambler has N output terminals each capable of outputting a signal comprising one data symbol;

wherein the line de-scrambler is further configured

to selectively route each data symbol of the permuted sequence to one different output terminal of the line de-scrambler in accordance with the corresponding reverse permutation.

4. The system according to claim 1 ,

wherein the parallel bus has further a control signal line capable of transmitting a data sampling signal,

wherein the N-symbol data signal is transmitted in synchronicity with the data sampling signal over the parallel bus.

5. The system according to claim 4 ,

wherein the N-symbol data signal is synchronized on at least one of the edges of the data sampling signal.

6. The system according to claim 1 ,

wherein the permutation is changed for each N-symbol data signal of the stream.

7. The system according to claim 1 , further comprising:

a first pseudo random number generator configured to generate first pseudo random numbers;

wherein the permutation is a function of a generated first pseudo random number.

8. The system according to claim 7 , further comprising:

a second pseudo random number generator configured to generate second pseudo random numbers;

wherein the corresponding reverse permutation is a function of a generated second pseudo random number.

9. The system according to claim 8 , further comprising:

wherein the first pseudo random number generator and the second pseudo random number generator are synchronized by a common seed sequence.

10. The system according to claim 1 ,

wherein the N-symbol data signal comprises at least one N-symbol component signal of a pixel of image data.

11. The system according to claim 1 ,

wherein the N-symbol data signal comprises a subset of symbols of an N-symbol component signal of a pixel of image data.

12. The system according to claim 11 , further comprising:

a first parallel interface arranged with the video signal transmitter and directly coupled to the line scrambler; and

a second parallel interface arranged with the video signal receiver and directly coupled to the line de-scrambler;

wherein the parallel bus is detachably coupled to the first and second parallel interface.

13. The system according to claim 11 ,

wherein the line scrambler is further configured

to output a permuted sequence of data symbols for each component signal of a pixel data signal.

14. The system according to claim 1 , further comprising:

a video signal transmitter including the line scrambler; and

a video signal receiver including the line de-scrambler;

wherein the video signal transmitter and the video signal receiver are coupled via the parallel bus;

wherein the stream of N-symbol data signals is a stream of pixel data signals each comprising at least one component signal.

15. A video signal transmitter for transmitting a stream of image data signals over an error prone wired connection to a video signal receiver,

the video signal transmitter comprising:

a parallel interface comprising at least N data terminals; and

a line scrambler having N output terminals, each capable of outputting a signal comprising one data symbol,

wherein the parallel interface is provided for being coupled to a parallel bus having at least N data signal lines, each data signal line capable of transmitting a signal comprising one data symbol,

wherein every output terminal of the line scrambler is fixedly coupled to one different data terminals of the parallel interface,

wherein the line scrambler is configured

to accept at least a component signal of a pixel of the image data, wherein the component signal comprises an N-symbol data signal having a sequence of N data symbols in a predefined order; and

to output a permuted sequence of data symbols at the N output terminals of the line scrambler in accordance with a permutation.

16. The video signal transmitter according to claim 15 ,

wherein the line scrambler is further configured

to selectively route each data symbol to a different one of the at least N output terminals of the line scrambler in accordance with the permutation.

17. The video signal transmitter according to claim 15 , further comprising:

a pseudo random number generator configured to generate pseudo random numbers;

wherein the permutation is a function of a generated pseudo random number.

18. A video signal receiver for receiving a stream of image data signals over an error prone wired connection to a video signal transmitter,

the video signal receiver comprising:

a parallel interface comprising at least N data terminals; and

a line de-scrambler having N input terminals each for accepting a signal comprising one data symbol;

wherein the parallel interface is provided for being coupled to a parallel bus having at least N data signal lines, each data signal line capable of transmitting a signal comprising one data symbol,

wherein every input terminal of the line de-scrambler is fixedly coupled to one different data terminals of the parallel interface,

wherein the line de-scrambler is configured

to accept the permuted sequence of data symbols at its input terminal;

to restore a predefined order of data symbols from the permuted sequence of data symbols in accordance with a corresponding reverse permutation; and

to output the restored N-symbol data signal comprising the sequence of data symbols in the predefined order,

wherein the restored N-symbol data signal comprises at least a component signal of a pixel of the image data.

19. The video signal receiver according to claim 18 ,

wherein the permuted sequence of data symbols is representable by a permutation applied to a sequence of data symbols in predefined order comprised by the N-symbol data signal.

20. The video signal receiver according to claim 18 , further comprising:

a pseudo random number generator configured to generate pseudo random numbers;

wherein the corresponding reverse permutation is a function of a generated pseudo random number.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016. Recorded Jan 12, 2017
From: NXP SEMICONDUCTORS USA, INC. (MERGED INTO); FREESCALE SEMICONDUCTOR, INC. (UNDER)
To: NXP USA, INC.
Reel/Frame 041414/0883 →
CHANGE OF NAME Recorded Nov 16, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040626/0683 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 28, 2015
From: AUBINEAU, VINCENT; STAUDENMAIER, MICHAEL ANDREAS; TERRAS, KHALED
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037364/0334 →
Priority Claims (1)
WO PCT/IB2015/001536 · Jul 24, 2015 · international
Continuity (1)
Related Publication 20170026696A1 · Jan 26, 2017