IP Library Granted Patent US 9,899,537
Granted Patent B2
US 9,899,537 · App. 15/169,451 · Granted Feb 20, 2018

Semiconductor device with transition metal dichalocogenide hetero-structure

Inventors: Shih-Yen Lin (Hsinchu, TW); Chi-Wen Liu (Hsinchu, TW); Chong-Rong Wu (New Taipei, TW); Xian-Rui Chang (Chu-Pei, TW)
Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.; NATIONAL TAIWAN UNIVERSITY
H01L29/78696H01L21/0262H01L21/02568H01L29/24H01L29/66969H01L29/78618H01L29/78648
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,899,537
App. No.
15/169,451
Granted
Feb 20, 2018
Kind
B2
Abstract

The present disclosure provides a semiconductor device in accordance with some embodiments. The semiconductor device includes a first transition metal dichalcogenide film on a substrate; a second transition metal dichalcogenide film on the first transition metal dichalcogenide film; source and drain features formed over the second transition metal dichalcogenide film; and a first gate stack formed over the second transition metal dichalcogenide film and interposed between the source and drain feature.

Claims (42)

1. A semiconductor device, comprising:

a first film disposed on a semiconductor substrate, the first film comprising a first transition metal dichalcogenide;

a second film disposed on the first film, the second film comprising graphene;

a third film disposed on the second film, the third film comprising the first transition metal dichalcogenide;

source and drain features formed over the second film; and

a first gate stack formed over the second film and interposed between the source and the drain features.

2. The semiconductor device of claim 1 , wherein one of the first transition metal dichalcogenide is tungsten disulfide.

3. The semiconductor device of claim 1 , wherein the first transition metal dichalcogenide is in a crystalline structure.

4. The semiconductor device of claim 1 , wherein each of the source and the drain features includes a titanium film and a gold film on the titanium film.

5. The semiconductor device of claim 1 , wherein the first the second, and the third films each comprises a single atomic layer of the first transition metal dichalcogenide or graphene.

6. The semiconductor device of claim 1 , further comprising a fourth film disposed over the third film, the fourth film comprising a second transition metal dichalcogenide, wherein

the first gate stack is disposed over the fourth film; and

the second transition metal dichalcogenide is a molybdenum dichalcogenide.

7. The semiconductor device of claim 6 , further comprising a fifth film disposed over the fourth film, the fifth film comprising a third transition metal dichalcogenide; and a sixth film disposed over the fifth film, the sixth film comprising graphene, wherein

the first gate stack is disposed over the sixth film; and

the third transition metal dichalcogenide is a tungsten dichalcogenide.

8. A semiconductor device, comprising:

a first barrier layer disposed on a substrate, wherein the first barrier layer includes at least one atomic layer of a first transition metal dichalcogenide;

a first channel layer disposed on the first barrier layer, wherein the first channel layer includes at least one atomic layer of a second transition metal dichalcogenide that is different from the first transition metal dichalcogenide;

a source feature and a drain feature formed over the first channel layer; and

a first gate stack formed over the first channel layer and interposed between the source and the drain features, wherein the first barrier layer and the first channel layer are patterned such that a region of the first channel layer below the first gate stack is narrower than a region below each of the source feature and the drain feature.

9. The semiconductor device of claim 8 , further comprising a second barrier layer that is disposed on the first channel layer and is underlying the first gate stack, wherein the second barrier layer includes the first transition metal dichalcogenide.

10. The semiconductor device of claim 9 , further comprising:

a second channel layer that is disposed on the second barrier layer; and

a third barrier layer that is disposed on the second channel layer and is underlying the first gate stack, wherein the second channel layer includes the second transition metal dichalcogenide and the third barrier layer includes the first transition metal dichalcogenide.

11. The semiconductor device of claim 8 , wherein the first transition metal dichalcogenide is tungsten disulfide and the second transition metal dichalcogenide is molybdenum disulfide.

12. The semiconductor device of claim 8 , wherein each of the first barrier layer and the first channel layer is a single atomic layer in crystalline structure.

13. A semiconductor device, comprising:

a first barrier layer disposed on a substrate, wherein the first barrier layer includes a first transition metal dichalcogenide;

a first channel layer disposed on the first barrier layer, wherein the first channel layer includes a second transition metal dichalcogenide that is different from the first transition metal dichalcogenide;

a second barrier layer that is disposed on the first channel layer, wherein the second barrier layer includes the first transition metal dichalcogenide;

a source feature and a drain feature formed over the second barrier layer, wherein the source and the drain features extend to and directly contact the first and the second barrier layers and the first channel layer; and

a gate stack formed over the second barrier layer and interposed between the source and the drain features.

14. The semiconductor device of claim 13 , further comprising:

a second channel layer that is disposed on the second barrier layer; and

a third barrier layer that is disposed on the second channel layer and is underlying the gate stack, wherein the second channel layer includes the second transition metal dichalcogenide and the third barrier layer includes the first transition metal dichalcogenide.

15. The semiconductor device of claim 13 , wherein the first transition metal dichalcogenide is tungsten disulfide and the second transition metal dichalcogenide is molybdenum disulfide.

16. The semiconductor device of claim 14 , wherein each of the first, second, third barrier layers and the first and second channel layers is a single atomic layer in crystalline structure.

17. The semiconductor device of claim 14 , further comprising a dielectric material layer interposed between the substrate and the first barrier layer, wherein the dielectric material layer includes a dielectric material selected from the group consisting of silicon oxide, silicon nitride, and silicon oxynitride.

18. The semiconductor device of claim 17 , wherein the source and the drain features extend to and directly contact the dielectric material layer.

19. The semiconductor device of claim 18 , wherein the source and the drain features extend to and directly contact sidewalls of the first, second, third barrier layers and the first and second channel layers.

20. The semiconductor device of claim 18 , wherein each of the source and the drain features includes a titanium film and a gold film on the titanium film.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 26, 2017
From: LIN, SHIH-YEN; LIU, CHI-WEN; WU, CHONG-RONG; CHANG, XIANG-RUI
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO,, LTD.; NATIONAL TAIWAN UNIVERSITY
Reel/Frame 041096/0711 →
Continuity (1)
Related Publication 20170345944A1 · Nov 30, 2017