IP Library Granted Patent US 9,941,023
Granted Patent B2
US 9,941,023 · App. 15/313,751 · Granted Apr 10, 2018

Post package repair (PPR) data in non-volatile memory

Inventors: Lidia Warnes (Rosevill, CA); Melvin K. Benedict (Magnolia, TX); Andrew C. Walton (Rocklin, CA)
Assignee: Hewlett Packard Enterprise Development LP
G11C29/70G11C5/148G11C14/0018G11C29/808
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,941,023
App. No.
15/313,751
Granted
Apr 10, 2018
Kind
B2
Abstract

Example implementations relate to post package repair (PPR) data in non-volatile memory. In example implementations, PPR data may be stored in non-volatile memory on a memory module. PPR data may indicate how many PPRs have been performed on the memory module.

Claims (30)

1. A machine-readable storage medium encoded with instructions executable by a processor, the machine-readable storage medium comprising:

instructions to read post package repair (PPR) data, for a memory module, from non-volatile memory on the memory module, wherein the PPR data for the memory module comprises an indication of how many PPRs have been performed on the memory module;

instructions to determine, based on PPR data read from non-volatile memory on the memory module, how many repair units are available for performing PPR on the memory module;

instructions to track PPRs performed on the memory module;

instructions to initialize, based on PPR data read from non-volatile memory on the memory module, a plurality of counters, the plurality of counters comprising:

an available repair units counter to track how many repair units are available for performing PPR on the memory module; and

a PPR completion counter to track how many PPRs have been performed on the memory module; and

instructions to update the plurality of counters as PPRs are performed on the memory module.

2. The machine-readable storage medium of claim 1 , wherein the PPR data further comprises an indication of how many repair units are available for performing PPR on the memory module.

3. The machine-readable storage medium of claim 1 , wherein instructions to update the plurality of counters comprise:

instructions to decrement the available repair units counter, and increment the PPR completion counter, in response to receiving a PPR completion indication or an in-progress indication; and

instructions to set the available repair units counter to zero in response to receiving an indication that no PPR is available.

4. The machine-readable storage medium of claim 1 , further comprising:

instructions to determine, based on a value of one of the plurality of counters, whether to initiate a PPR on the memory module; and

instructions to write respective values of the available repair units counter and the PPR completion counter to the non-volatile memory on the memory module.

5. A method comprising:

reading, by a processor, post package repair (PPR) data, for a memory module, from non-volatile memory on the memory module, wherein the PPR data for the memory module comprises an indication of how many PPRs have been performed on the memory module;

determining, by the processor, based on PPR data read from non-volatile memory on the memory module, how many repair units are available for performing PPR on the memory module; and

tracking, by the processor, PPRs performed on the memory module;

initalizing, by the processor, based on PPR data read from non-volatile memory on the memory module, a plurality of counters, the plurality of counters comprising:

an available repair units counter to track how many repair units are available for performing PPR on the memory module; and

a PPR completion counter to track how many PPRs have been performed on the memory module; and

updating, by the processor, the plurality of counters as PPRs are performed on the memory module.

6. The method of claim 5 , wherein updating the plurality of counters comprise:

decrementing the available repair units counter, and incrementing the PPR completion counter, in response to receiving a PPR completion indication or an in-progress indication; and

setting the available repair units counter to zero in response to receiving an indication that no PPR is available.

7. The method of claim 5 , further comprising:

determining, by the processor based on a value of one of the plurality of counters, whether to initiate a PPR on the memory module; and

writing, by the processor, respective values of the available repair units counter and the PPR completion counter to the non-volatile memory on the memory module.

8. The machine-readable storage medium of claim 1 , wherein the non-volatile memory on the memory module comprises a serial presence detect (SPD) electrically erasable programmable read-only memory (EEPROM).

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 10, 2017
From: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
To: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Reel/Frame 041315/0182 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2016
From: WARNES, LIDIA; BENEDICT, MELVIN K.; WALTON, ANDREW C.
To: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
Reel/Frame 040638/0212 →
Continuity (1)
Related Publication 20170200511A1 · Jul 13, 2017