IP Library › Granted Patent US 9,972,588
Granted Patent B2
US 9,972,588 · App. 15/453,471 · Granted May 15, 2018

Semiconductor device

Inventor: Katsuya Kato (Tokyo, JP)
Assignee: Mitsubishi Electric Corporation
H01L23/66H01L23/481H01L23/49833H01L23/49838H01L24/06H01L24/49H01L29/0696H01P3/081H03H7/38H01L2223/6611H01L2223/6627H01L2224/04042H01L2224/48091H01L2224/48101H01L2224/48106H01L2224/48155H01L2224/48175H01L2924/1306H01L2924/19032H01L2924/19041H01L2924/19107
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,972,588
App. No.
15/453,471
Granted
May 15, 2018
Kind
B2
Abstract

In a circuit substrate, a plurality of first microstrip lines connect outputs of a plurality of circuit patterns containing a parallel capacitor to a plurality of first output pads respectively. A plurality of second wires connect the first output pads of the circuit substrate to inputs of a plurality of transistor cells of a semiconductor substrate respectively. The numbers of the fingers of the transistor cells are the same. The first microstrip lines connected to the circuit patterns disposed on both sides of the lining-up circuit patterns are longer than the other first microstrip lines.

Claims (34)

1. A semiconductor device comprising:

an input terminal;

a circuit substrate including a plurality of circuit patterns containing a parallel capacitor, a plurality of first input pads connected to inputs of the circuit patterns respectively; a plurality of first output pads, and a plurality of first microstrip lines connecting outputs of the circuit patterns to the first output pads respectively;

a semiconductor substrate including a plurality of transistor cells, a plurality of second input pads connected to inputs of the transistor cells, and a plurality of second output pads connected to outputs of the transistor cells;

an output terminal;

a plurality of first wires connecting the input terminal to the first input pads respectively;

a plurality of second wires connecting the first output pads to the second input pads respectively; and

a plurality of third wires connecting the second output pads to the output terminal respectively,

wherein each of the transistor cells has a plurality of fingers connected in parallel and a source electrode connected to a rear electrode through a via hole,

the numbers of the fingers of the transistor cells are the same, and

the first microstrip lines connected to the circuit patterns disposed on both sides of the lining-up circuit patterns are longer than the other first microstrip lines.

2. The semiconductor device according to claim 1 , wherein the circuit substrate includes a plurality of second microstrip lines connecting inputs of the circuit patterns to the first input pads respectively, and

the second microstrip lines connected to the circuit patterns disposed on both sides of the lining-up circuit patterns are longer than the other second microstrip lines.

3. The semiconductor device according to claim 1 , wherein the semiconductor substrate includes a plurality of third microstrip lines connecting outputs of the transistor cells to the second output pads respectively, and

the third microstrip lines connected to the transistor cells disposed on both sides of the lining-up transistor cells are longer than the other third microstrip lines.

4. The semiconductor device according to claim 1 , wherein the circuit substrate includes first and second substrates disposed side by side,

in each of the first and second substrates, first pads are connected to the circuit patterns on both sides via fourth microstrip lines and second pads are connected to the circuit patterns on both sides via fifth microstrip lines which are longer than the fourth microstrip lines,

in the adjacent circuit patterns disposed on inside edges of the first and second substrates, the second wires are connected to the first pads, and

in the circuit patterns disposed on outside edges of the first and second substrates, the second wires are connected to the second pads.

5. The semiconductor device according to claim 1 , wherein lengths of the first microstrip lines are longer as coming closer to both sides of circuit patterns.

6. The semiconductor device according to claim 1 , wherein characteristic impedances of the first microstrip lines connected to the circuit patterns disposed on both sides of the lining-up circuit patterns are 50Ω to 200 Ω.

7. A semiconductor device comprising:

an input terminal;

a circuit substrate including a plurality of circuit patterns, a plurality of first input pads connected to inputs of the circuit patterns respectively, and a plurality of first output pads connected to outputs of the circuit patterns respectively;

a semiconductor substrate including a plurality of transistor cells, a plurality of second input pads connected to inputs of the transistor cells, and a plurality of second output pads connected to outputs of the transistor cells;

an output terminal;

a plurality of first wires connecting the input terminal to the first input pads respectively;

a plurality of second wires connecting the first output pads to the second input pads respectively; and

a plurality of third wires connecting the second output pads to the output terminal respectively,

wherein each of the transistor cells has a plurality of fingers connected in parallel and a source electrode connected to a rear electrode through a via hole,

the numbers of the fingers of the transistor cells are the same,

each of the circuit patterns has a parallel capacitor, a series capacitor connected between the parallel capacitor and the first output pad, and a resistor connected to the series capacitor in parallel, and

capacitances of the series capacitors of the circuit patterns disposed on both sides of the lining-up circuit patterns are larger than capacitances of the other series capacitors.

8. The semiconductor device according to claim 7 , wherein capacitances of the series capacitors of the circuit patterns are larger as coming closer to both sides of the circuit patterns.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 8, 2017
From: KATO, KATSUYA
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 041508/0401 →
Priority Claims (1)
JP 2016-188202 · Sep 27, 2016 · national
Continuity (1)
Related Publication 20180090456A1 · Mar 29, 2018