IP Library Granted Patent US 9,972,779
Granted Patent B2
US 9,972,779 · App. 14/967,386 · Granted May 15, 2018

Resistive random access memory

Inventors: Frederick Chen (Taichung, TW); Ping-Kun Wang (Taichung, TW); Shao-Ching Liao (Taichung, TW); Po-Yen Hsu (Taichung, TW); Yi-Hsiu Chen (Taichung, TW); Ting-Ying Shen (Taichung, TW); Bo-Lun Wu (Taichung, TW); Meng-Hung Lin (Taichung, TW)
Assignee: Winbond Electronics Corp.
H01L45/1266H01L45/085H01L45/124H01L45/146
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,972,779
App. No.
14/967,386
Granted
May 15, 2018
Kind
B2
Abstract

A resistive random access memory is provided. The resistive random access memory includes a bottom electrode, a top electrode, a resistance-switching layer, an oxygen exchange layer, and a sidewall protective layer. The bottom electrode is disposed over a substrate. The top electrode is disposed over the bottom electrode. The resistance-switching layer is disposed between the bottom electrode and the top electrode. The oxygen exchange layer is disposed between the resistance-switching layer and the top electrode. The sidewall protective layer as an oxygen supply layer is at least disposed at sidewalls of the oxygen exchange layer.

Claims (18)

1. A resistive random access memory comprising:

a bottom electrode disposed over a substrate;

a top electrode disposed over the bottom electrode;

a resistance-switching layer disposed between the bottom electrode and the top electrode;

an oxygen exchange layer disposed between the resistance-switching layer and the top electrode, wherein the edges of the oxygen exchange layer, the resistance-switching layer, and the bottom electrode are continuously linked, and an outer portion of the oxygen exchange layer is partially oxidized; and

a sidewall protective layer as an oxygen supply layer at least disposed at sidewalls of the oxygen exchange layer.

2. The resistive random access memory according to claim 1 , wherein the oxygen supply layer is further disposed at sidewalls of the bottom electrode, the resistance-switching layer, and the top electrode.

3. The resistive random access memory according to claim 1 , further comprising an oxygen-rich layer disposed between the oxygen exchange layer and the top electrode.

4. The resistive random access memory according to claim 1 , further comprising a block layer disposed between the oxygen exchange layer and the resistance-switching layer, where the edge of the block layer is continuously linked with those of the oxygen exchange layer and the resistance-switching layer.

5. The resistive random access memory according to claim 1 , wherein a material of the oxygen supply layer comprises aluminum oxide, silicon oxide, hafnium oxide, or zirconium oxide.

6. The resistive random access memory according to claim 1 , wherein a material of the oxygen exchange layer comprises titanium, tantalum, hafnium, zirconium, platinum, or aluminum.

7. The resistive random access memory according to claim 1 , wherein a material of the oxygen-rich layer comprises titanium oxynitride or tantalum oxynitride.

8. A resistive random access memory comprising:

a bottom electrode disposed over a substrate;

a top electrode disposed over the bottom electrode;

a resistance-switching layer disposed between the bottom electrode and the top electrode;

an oxygen exchange layer disposed between the resistance-switching layer and the top electrode, wherein the edges of the oxygen exchange layer, the resistance-switching layer, and the bottom electrode are continuously linked, the bottom electrode, the resistance-switching layer, and the oxygen exchange layer have sloped sidewalls, and an outer portion of the oxygen exchange layer is partially oxidized; and

a sidewall protective layer as an oxygen supply layer at least disposed at sidewalls of the oxygen exchange layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 16, 2015
From: CHEN, FREDERICK; WANG, PING-KUN; LIAO, SHAO-CHING; HSU, PO-YEN; CHEN, YI-HSIU; SHEN, TING-YING; WU, BO-LUN; LIN, MENG-HUNG
To: WINBOND ELECTRONICS CORP.
Reel/Frame 037299/0493 →
Continuity (1)
Related Publication 20170170394A1 · Jun 15, 2017