IP Library Granted Patent US 6,901,563
Granted Patent B1
US 6,901,563 · App. 09/989,761 · Granted May 31, 2005

Storing of global parameter defaults and using them over two or more design projects

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,901,563
App. No.
09/989,761
Granted
May 31, 2005
Kind
B1
Abstract

A system and method for graphically displaying global resources and their associated parameter values and apply the global resources across multiple design projects. The system and method also provide a graphical interface which displays the possible parameter values of an associated global resource. This graphical interface utilizes pop up menu to for viewing the possible parameter values and the selection of the current parameter value. The system and method also provide tracking and updating of the hardware resources which utilize the parameter values of the global resources. Further, the system also allows the storage of these parameters values of the global resources. By storing these parameter values of the global resources, these parameter values can be set as default global settings. These default global settings can be recalled and associated with different projects without manual entry of the parameter values.

Claims (53)

1. A method comprising:

displaying a list of parameter identifiers and respective parameter values associated therewith for use in a first electronic design project;

highlighting via an input device a parameter value of said respective parameter values that are displayed, said parameter value corresponding to a parameter identifier of said list;

in response to said highlighting via said input device said parameter value, displaying a plurality of possible parameter values which can be chosen for said parameter identifier;

choosing one of the plurality of possible parameter values that are displayed as a chosen parameter value for said parameter identifier via the input device; and

storing the chosen parameter value as a default global setting for use by a second electronic design project.

2. The method according to claim 1 further comprising applying the default global setting to the second electronic design project.

3. The method according to claim 1 wherein said displaying the plurality of possible parameter values includes displaying a pop-up list that comprises the plurality of possible parameter values.

4. The method according to claim 1 wherein said parameter identifier corresponds to a CPU clock speed or a sleep timer.

5. The method according to claim 1 wherein said parameter identifier corresponds to a phase lock loop mode.

6. The method according to claim 1 wherein said parameter identifier corresponds to a clock divider ratio or analog power.

7. A method comprising:

displaying a list of parameter identifiers and respective parameter values associated therewith for use in a first programmable microcontroller circuit;

highlighting a parameter value of said respective parameter values that are displayed via an input device, said parameter value corresponding to a parameter identifier of said list;

in response to said highlighting said parameter value, displaying a window comprising a plurality of possible parameter values which can be selected for said parameter identifier;

selecting one of the plurality of possible parameter values as a selected parameter value for the parameter identifier via the input device; and

storing the selected parameter value as a default global setting for use by a second programmable microcontroller circuit.

8. The method according to claim 7 wherein the parameter identifier corresponds to a CPU clock speed or analog power.

9. The method according to claim 7 wherein the parameter identifier corresponds to a phase lock loop mode.

10. The method according to claim 7 wherein the parameter identifier corresponds to a sleep timer.

11. The method according to claim 7 wherein the parameter identifier corresponds to a clock divider ratio.

12. A system comprising:

a global resource menu configured to display a list of parameter identifiers and respective parameter values associated therewith for use in a first design project, and configured to display a plurality of possible parameter values which can be chosen for a parameter identifier of said list in response to an input device highlighting a parameter value of said respective parameter values that are displayed, and configured to allow one of the plurality of possible parameter values to be chosen as a current parameter value for said parameter identifier;

a global resource parameter selector coupled to the global resource menu and configured to set the current parameter value for an associated hardware resource; and

a global resource database coupled to the global resource parameter selector for tracking a location within the associated hardware resource and for storing the current parameter value as a default setting for use in a second design project.

13. The system according to claim 12 wherein said parameter identifier corresponds to a CPU clock speed or a clock divider ratio.

14. The system according to claim 12 wherein said parameter identifier corresponds to analog power.

15. The system according to claim 12 wherein said parameter identifier corresponds to a phase lock loop mode.

16. The system according to claim 12 wherein said parameter identifier corresponds to a sleep timer.

17. In a design system for programming integrated circuits, a method comprising:

displaying, in tabular form, a list of parameter names and respective parameter values associated therewith for use in a first programmable integrated circuit;

in response to a user highlighting a parameter value of said respective parameter values that are displayed, displaying a window comprising a plurality of possible values which can be selected for a parameter name of said list;

in response to a user selection of a value of said plurality of possible values, assigning said value to said parameter name; and

in response to the user selection of the value, storing said value of said parameter name to a default setting for use in a second programmable integrated circuit.

18. The method as described in claim 17

wherein said parameter name corresponds to a CPU clock speed or a clock divider ratio.

19. The method as described in claim 17 wherein said wherein said parameter name corresponds to analog power.

20. The method as described in claim 17

wherein said parameter name corresponds to a phase lock loop mode.

21. The method as described in claim 17 wherein said parameter name corresponds to a sleep timer.

22. The method as described in claim 21 wherein said window comprises a pop-up list.

23. A design system for programming integrated circuits comprising:

a processor coupled to a bus; and

a memory coupled to said processor, said memory containing instructions for implementing a method comprising:

displaying, in tabular form, a list of parameter identifiers and respective parameter values associated therewith for use in a first programmable integrated circuit;

in response to a user highlighting a parameter value of said respective parameter values that are displayed, displaying a window comprising a plurality of possible values which can be chosen for a parameter identifier of said list;

in response to a user selection of a chosen value of said plurality of possible values, assigning said chosen value to said parameter identifier; and

in response to the user selection of the chosen value, storing said chosen value of said parameter identifier to a default setting for use in a second programmable integrated circuit.

24. The design system as described in claim 23 wherein said parameter identifier corresponds to a CPU clock speed or a sleep timer.

25. The design system as described in claim 23 wherein said parameter identifier corresponds to a phase lock loop mode.

26. The design system as described in claim 23 wherein said parameter identifier corresponds to analog power.

27. The design system as described in claim 23 wherein said parameter identifier corresponds to a clock divider ratio.

28. The design system as described in claim 27 wherein said window comprises a pop-up list.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2017
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 043218/0017 →
RELEASE OF SECURITY INTEREST Recorded Jun 29, 2017
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 043062/0183 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2001
From: OGAMI, KENNETH Y.; ZHAKSILIKOV, MARAT
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 012318/0772 →