Patent Application
Utility
App. No. 10/086,874
· Confirmation No. 1983
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE INCLUDING A CLOCK SYNCHRONOUS TYPE LOGICAL PROCESSING CIRCUIT
Inventor:
Hiroshi Makino
Patent Expired Due to NonPayment of Maintenance Fees Under 37 CFR 1.362
View Patent ↗
View Publication ↗
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2002-03-04 | TRNA |
Transmittal of New Application | 2 | View | |
| 2002-03-04 | SPEC |
Specification | 45 | View | |
| 2002-03-04 | CLM |
Claims | 6 | View | |
| 2002-03-04 | ABST |
Abstract | 1 | View | |
| 2002-03-04 | DRW |
Drawings-only black and white line drawings | 16 | View | |
| 2002-03-04 | OATH |
Oath or Declaration filed | 3 | View |
Inventors
Hiroshi Makino
Hyogo, JAPAN
Attorneys & Agents of Record
Classification
USPC
327/292
G06F1/10
Prosecution
- Examiner
- TON, MY TRANG
- Art Unit
- 2816
- Docket No.
- 57454-474
- Confirmation No.
- 1983
Foreign Priority
2001-112832(P)
·
2001-04-11
·
JAPAN
Publication
- Pub. No.
- US20020149405A1
- Pub. Date
- 2002-10-17
Patent Term Adjustment
0days
No related applications found.
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2011-03-18
from
MAKINO, HIROSHI
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2002-03-04
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- App. No.
- 10/086,874
- Filed
- 2002-03-04
- Granted
- 2003-02-25
- Pub. No.
- US20020149405A1
- Examiner
- TON, MY TRANG
- Art Unit
- 2816
- PTA
- 0 days
External Links