IP Library Granted Patent US 7,220,642
Granted Patent B2
US 7,220,642 · App. 10/987,262 · Granted May 22, 2007

Protection of active layers of memory cells during processing of other elements

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,220,642
App. No.
10/987,262
Granted
May 22, 2007
Kind
B2
Abstract

A method of fabricating an electronic structure by providing a conductive layer, providing a dielectric layer over the conductive layer, providing first and second openings through the dielectric layer, providing first and second conductive bodies in the first and second openings respectively and in contact with the conductive layer, providing a memory structure over the first conductive body, providing a protective element over the memory structure, and undertaking processing on the second conductive body.

Claims (25)

1. A method of fabricating an electronic structure comprising:

providing a base structure;

providing a memory structure over a portion of the base structure;

providing a protective element over the memory structure; and

undertaking processing on the base structure in a region thereof not under the protective element, wherein the protective element comprises conductive material.

2. The method of claim 1 wherein the protective element comprises titanium.

3. The method of claim 1 wherein processing on the base structure comprises a cleaning process.

4. The method of claim 3 wherein the memory structure comprises a first memory structure layer, and a second, active memory structure layer on the first memory structure layer.

5. A method of fabricating an electronic structure comprising:

providing a layer having first and second openings therein;

providing first and second bodies in the first and second openings respectively;

providing a memory structure over the first body;

providing a protective element over the memory structure; and

undertaking processing on the second body with the protective element over the memory structure;

wherein the protective element comprises conductive material.

6. The method of claim 5 wherein the memory structure comprises a first memory structure layer and a second memory structure layer.

7. The method of claim 6 wherein the first memory structure layer is on the first body, and the second memory structure layer is on the first memory structure layer.

8. The method of claim 7 wherein the first memory structure layer is a passive layer, and the second memory structure layer is an active layer.

9. The method of claim 5 wherein each of the first and second bodies comprises conductive material.

10. The method of claim 9 wherein the protective element comprises metal, and wherein each of the first and second bodies comprises metal.

11. The method of claim 5 wherein the protective element comprises titanium.

12. The method of claim 10 wherein the protective element comprises titanium.

13. The method of claim 12 wherein the layer having first and second openings therein comprises a dielectric layer.

14. The method of claim 8 wherein processing on the second body comprises a cleaning process.

15. The method of claim 14 and further comprising providing a conductive layer over the resulting structure.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 040911/0238 →
PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS Recorded Aug 11, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 039708/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036038/0620 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2004
From: AVANZINO, STEVEN; SOKOLIK, IGOR; PANGRLE, SUZETTE; TRIPSAS, NICHOLAS H.; SHIELDS, JEFFREY
To: SPANISON LLC
Reel/Frame 015999/0784 →