IP Library Granted Patent US 7,835,116
Granted Patent B2
US 7,835,116 · App. 11/222,624 · Granted Nov 16, 2010

Magnetoresistive stack with enhanced pinned layer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,835,116
App. No.
11/222,624
Granted
Nov 16, 2010
Kind
B2
Abstract

A magnetoresistive stack includes a free layer, a separating layer, a pinned layer, and a magnetic stabilizer in close proximity to the pinned layer such that such that the magnetic stabilizer enhances the stability of the magnetization direction of the pinned layer.

Claims (23)

1. A magnetoresistive stack comprising:

a free layer having a rotatable magnetic moment;

a pinned layer having a fixed magnetic moment, wherein the pinned layer has a greater cross-sectional dimension than the free layer and the pinned layer has a greater lateral dimension than the free layer;

a separating layer positioned between and in contact with the free layer and the pinned layer; and

a magnetic stabilizer in close proximity to the pinned layer and spaced from the pinned layer, wherein the magnetic stabilizer induces a magnetic field with a same magnetic orientation as the pinned layer, increasing stability of magnetic orientation of the pinned layer.

2. The magnetoresistive stack of claim 1 wherein the magnetic stabilizer is proximate the surface of the pinned layer on a side furthest from the free layer.

3. The magnetoresistive stack of claim 1 wherein the magnetic stabilizer is proximate the surface of the pinned layer on a side closest to the free layer.

4. The magnetoresistive stack of claim 1 wherein the magnetoresistive stack is one of a group consisting of magnetic tunneling transistor, spin valve transistor, read head, magnetic random access memory and magnetic sensor.

5. The magnetoresistive stack of claim 1 wherein the separating layer is a spacer layer.

6. The magnetoresistive stack of claim 1 wherein the separating layer is a tunneling barrier.

7. The magnetoresistive stack of claim 1 wherein the pinned layer is at least about 2 times as long and about 1.2 times as wide as the free layer.

8. A magnetoresistive stack comprising:

a free layer having a rotatable magnetic moment;

a pinned layer having a fixed magnetic moment, wherein the pinned layer has a greater cross-sectional dimension than the free layer and has a greater lateral dimension than the free layer;

a separating layer positioned between and in contact with the free layer and the pinned layer; and

a conductor placed in close proximity to the pinned layer for conducting electrical current to induce a magnetic field with a same magnetic orientation as the pinned layer, increasing stability of magnetic orientation of the pinned layer.

9. The magnetoresistive stack of claim 8 wherein the separating layer is a spacer layer.

10. The magnetoresistive stack of claim 8 wherein the separating layer is a tunneling barrier.

11. The magnetoresistive stack of claim 8 wherein part of the surface of the conductor is covered by a cladding.

12. The magnetoresistive stack of claim 8 wherein the conductor is proximate to a surface of the pinned layer furthest from the free layer.

13. The magnetoresistive stack of claim 8 wherein the conductor is proximate to a surface of the pinned layer closest to the free layer.

14. The magnetoresistive stack of claim 8 further comprising a second conductor placed in close proximity to a surface of the pinned layer furthest from the free layer for conducting electrical current to induce a magnetic field with a same magnetic orientation as the pinned layer, increasing stability of magnetic orientation of the pinned layer.

15. The magnetoresistive stack of claim 8 wherein the magnetoresistive stack is one of a group consisting of magnetic tunneling transistor, spin valve transistor, read head, magnetic random access memory and magnetic sensor.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Jul 23, 2025
From: THE BANK OF NOVA SCOTIA
To: SEAGATE TECHNOLOGY PUBLIC LIMITED COMPANY; SEAGATE TECHNOLOGY; SEAGATE TECHNOLOGY HDD HOLDINGS; I365 INC.; SEAGATE TECHNOLOGY LLC; SEAGATE TECHNOLOGY INTERNATIONAL; SEAGATE HDD CAYMAN; SEAGATE TECHNOLOGY (US) HOLDINGS, INC.
Reel/Frame 072193/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS Recorded Jul 19, 2013
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE
To: SEAGATE TECHNOLOGY LLC; EVAULT INC. (F/K/A I365 INC.); SEAGATE TECHNOLOGY INTERNATIONAL; SEAGATE TECHNOLOGY US HOLDINGS, INC.
Reel/Frame 030833/0001 →
SECURITY AGREEMENT Recorded Mar 24, 2011
From: SEAGATE TECHNOLOGY LLC
To: THE BANK OF NOVA SCOTIA, AS ADMINISTRATIVE AGENT
Reel/Frame 026010/0350 →
RELEASE Recorded Jan 19, 2011
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: SEAGATE TECHNOLOGY HDD HOLDINGS; MAXTOR CORPORATION; SEAGATE TECHNOLOGY LLC; SEAGATE TECHNOLOGY INTERNATIONAL
Reel/Frame 025662/0001 →
SECURITY AGREEMENT Recorded May 15, 2009
From: MAXTOR CORPORATION; SEAGATE TECHNOLOGY LLC; SEAGATE TECHNOLOGY INTERNATIONAL
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT AND FIRST PRIORITY REPRESENTATIVE; WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE
Reel/Frame 022757/0017 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 9, 2005
From: XUE, SONG SHENG; ANDERSON, PAUL EDWARD; NIKOLAEV, CONSTANTIN RUDOLFOVICH; RYAN, PATRICK JOSEPH
To: SEAGATE TECHNOLOGY LLC
Reel/Frame 016971/0416 →