IP Library Granted Patent US 7,148,750
Granted Patent B2
US 7,148,750 · App. 11/417,073 · Granted Dec 12, 2006

Gigabit ethernet transceiver with analog front end

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,148,750
App. No.
11/417,073
Granted
Dec 12, 2006
Kind
B2
Abstract

Circuitry to remove switches from signal paths in integrated circuit programmable gain attenuators. Programmable gain attenuators and programmable gain amplifiers commonly switch between signal levels using semi-conductor switches. Such switches may introduce non-linearities in the signal. By isolating the switches from the signal path linearity of the PGA can be improved.

Claims (15)

1. A method for amplifying a signal, the method comprising:

voltage-dividing the signal to be amplified into a plurality of signals having different voltage levels;

coupling each of the divided signals into an associated one of a plurality of amplifiers, each of the plurality of amplifiers being associated with one of the divided signals;

selectively providing operating current to a selected one of the plurality of amplifiers; and

selectively removing operating current from the non-selected amplifiers.

2. The method of claim 1 wherein coupling each of the divided signals into an associated one of a plurality of amplifiers comprises coupling each of the divided signals to the gate of an associated metal oxide semiconductor (MOS) transistor.

3. The method of claim 2 wherein selectively providing operating current to a selected one of the plurality of amplifiers comprises selectively providing operating current to the source of the selected MOS transistor and wherein selectively removing operating current from the non-selected amplifiers comprises selectively removing operating current from the source of the non-selected MOS transistors.

4. The method of claim 2 wherein selectively providing operating current to a selected one of the plurality of amplifiers comprises selectively providing operating current to the drain of the selected MOS transistor and wherein selectively removing operating current from the non-selected amplifiers comprises selectively removing operating current from the drain of the non-selected MOS transistors.

5. A programmable gain amplifier comprising:

a voltage divider comprising a plurality of impedance elements connected in series, the voltage divider providing a plurality of signals having different voltage levels;

a plurality of amplifiers, each receiving one of the plurality of voltage-divided signals;

a plurality of switches, each coupled to an associated one of the plurality of amplifiers and operable to selectively provide operating current to the associated amplifier.

6. The programmable gain amplifier of claim 5 wherein each of the amplifiers comprises a metal oxide semiconductor (MOS) transistor.

7. The programmable gain amplifier of claim 6 wherein at least one of the plurality of switches is coupled to the source of its associated MOS transistor and operable to selectively provide operating current to the source of the MOS transistor.

8. The programmable gain amplifier of claim 6 wherein at least one of the plurality of switches is coupled to the drain of its associated MOS transistor and operable to selectively provide operating current to the drain of the MOS transistor.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048555/0510 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0097 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →