IP Library Granted Patent US 7,571,396
Granted Patent B2
US 7,571,396 · App. 11/523,139 · Granted Aug 4, 2009

System and method for providing swap path voltage and temperature compensation

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,571,396
App. No.
11/523,139
Granted
Aug 4, 2009
Kind
B2
Abstract

The present invention is a method for data path voltage and temperature compensation. The method includes configuring an offline data path to match an online data path. The method further includes compensating the offline data path for voltage and temperature variation. The method further includes swapping the offline data path with the online data path. Further, swapping occurs automatically without interruption of data flow along the data paths.

Claims (48)

1. A method providing for data path voltage and temperature compensation for a circuit device, the method comprising:

configuring an offline data path to match an online data path using a processing unit;

compensating the offline data path for voltage and temperature variation via the processing unit; and

swapping the off line data path with the online data path,

wherein the swapping occurs automatically without interruption of data flow along data paths in use.

2. The method as claimed in claim 1 , wherein the compensating the offline data path for voltage and temperature variation includes:

determining a base delay setting for the offline data path, the base delay setting equaling the sum of aligned delay and ¼ cycle delay.

3. The method as claimed in claim 2 , wherein the compensating the offline data path for voltage and temperature variation further includes:

storing an offset for the online data path, the offset being received as a user input during a data eye training.

4. The method as claimed in claim 3 , wherein the compensating the offline data path for voltage and temperature variation further includes:

converting the offset for the online data path into a ratio of ¼ cycle delay over offset.

5. The method as claimed in claim 4 , wherein the compensating the offline data path for voltage and temperature variation further includes:

storing the ratio by overwriting the offset.

6. The method as claimed in claim 5 , wherein the compensating the offline data path for voltage and temperature variation further includes:

providing an adjusted delay setting based upon the ratio of ¼ of cycle delay, the adjusted delay setting being voltage and temperature compensated.

7. The method as claimed in claim 6 , wherein the compensating the offline data path for voltage and temperature variation further includes:

adjusting a clock path programmable delay of an off line clock path based upon the voltage and temperature compensated adjusted delay setting for allowing the clock path programmable delay to strobe data of the offline data path in a center of an eye pattern.

8. The method as claimed in claim 1 , wherein swapping the offline data path with the online data path includes:

connecting a write pointer of a FIFO of the offline data path with a write pointer of a FIFO of the online data path; and

allowing the write pointer of the FIFO of the off line data path to become synchronous with the write pointer of the FIFO of the online data path.

9. The method as claimed in claim 8 , wherein the swapping of the offline data path with the online data path occurs at outputs of the offline data path FIFO and the online data path FIFO.

10. The method as claimed in claim 9 , wherein the swapping of the offline data path with the online data path occurs when the offline data path FIFO and the online data path FIFO have been read.

11. A computer-readable medium having computer-executable instructions to be executed by a computer for performing a method for providing data path voltage and temperature compensation for circuit device, said method comprising:

configuring an offline data path using a processing unit to match an online data path;

compensating the offline data path for voltage and temperature variation via the processing unit; and

swapping the offline data path with the online data path,

wherein the swapping occurs automatically without interruption of data flow along data paths in use.

12. The computer-readable medium as claimed in claim 11 , wherein the compensating the offline data path for voltage and temperature variation includes:

determining a base delay setting for the offline data path, the base delay setting equaling the sum of aligned delay and ¼ cycle delay.

13. The computer-readable medium as claimed in claim 12 , wherein the compensating the offline data path for voltage and temperature variation further includes:

storing an offset for the online data path, the offset being received as a user input during a data eye training.

14. The computer-readable medium as claimed in claim 13 , wherein the compensating the offline data path for voltage and temperature variation further includes:

converting the offset for the online data path into a ratio of ¼ cycle delay over offset.

15. The computer-readable medium as claimed in claim 14 , wherein the compensating the offline data path for voltage and temperature variation further includes:

storing the ratio by overwriting the offset.

16. The computer-readable medium as claimed in claim 15 , wherein the compensating the offline data path for voltage and temperature variation further includes:

providing an adjusted delay setting based upon the ratio of ¼ cycle delay, the adjusted delay setting being voltage and temperature compensated.

17. The computer-readable medium as claimed in claim 16 , wherein the compensating the offline data path for voltage and temperature variation further includes:

adjusting a clock path programmable delay of an offline clock path based upon the voltage and temperature compensated adjusted delay setting for allowing the clock path programmable delay to strobe data of the offline data path in a center of an eye pattern.

18. The computer-readable medium as claimed in claim 11 , wherein the swapping the offline data path with the online data path includes:

connecting a write pointer of a FIFO of the offline data path with a write pointer of a FIFO of the online data path; and

allowing the write pointer of the FIFO of the offline data path to become synchronous with the write pointer of the FIFO (First-In First-Out Data Buffer) of the online data path.

19. The computer-readable medium as claimed in claim 18 , wherein the swapping of the offline data path with the online data path occurs at outputs of the offline data path FIFO and the online data path FIFO.

20. A system providing for data path voltage and temperature compensation for a circuit device, the system comprising:

means for configuring an offline data path to match an online data path;

means for compensating the offline data path for voltage and temperature variation; and

means for swapping the off line data path with the online data path,

wherein the swapping occurs automatically without interruption of data flow along data paths in use.

Assignments (7)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: LSI CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035390/0388 →
CHANGE OF NAME Recorded Jun 6, 2014
From: LSI LOGIC CORPORATION
To: LSI CORPORATION
Reel/Frame 033102/0270 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2006
From: HUGHES, THOMAS; KONG, CHENG-GANG
To: LSI LOGIC CORPORATION
Reel/Frame 018321/0783 →