IP Library Granted Patent US 7,335,537
Granted Patent B2
US 7,335,537 · App. 11/697,765 · Granted Feb 26, 2008

Method of manufacturing semiconductor device including bonding pad and fuse elements

Assignee: Renesas Technology Corp.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,335,537
App. No.
11/697,765
Granted
Feb 26, 2008
Kind
B2
Abstract

A method of manufacturing a semiconductor device includes forming a first insulating film supported by a semiconductor substrate, forming an aluminum layer supported by the first insulating film, etching the aluminum layer to form a bonding pad and fuse elements, depositing by plasma chemical vapor deposition a second insulating film covering the bonding pad and the fuse elements, the second insulating film having planar portions between the fuse elements and ridged portions opposite the fuse elements, depositing by plasma chemical vapor deposition a third insulating film covering the second insulating film, etching the third insulating film to form a first hole exposing a first region of the second insulating film, opposite the fuse elements, and a second hole exposing a second region of the second insulating film, opposite at least part of said bonding pad, and etching the second insulating film to form a third hole exposing at least part of the bonding pad.

Claims (12)

1. A method of manufacturing a semiconductor device comprising:

forming a first insulating film supported by a semiconductor substrate;

forming an aluminum layer supported by said first insulating film;

etching said aluminum layer to form a bonding pad and a fuse element;

depositing by plasma chemical vapor deposition a second insulating film, covering said bonding pad and said fuse element, said second insulating film having a planar portion, between said fuse element and said bonding pad, and ridged portions, opposite said fuse element;

depositing by plasma chemical vapor deposition a third insulating film covering said second insulating film;

etching said third insulating film to form a first hole exposing a first region of said second insulating film, opposite said fuse element, and a second hole exposing a second region of said second insulating film, opposite at least part of said bonding pad; and

etching said second insulating film to expose at least part of said bonding pad, wherein

said fuse element is electrically opened by irradiation with laser light that melts and thereby cuts said fuse element, and

said fuse element is thinner than total thickness of (i) said third insulating film, at a location between said fuse element and said bonding pad, and (ii) said second insulating film, at a location between said fuse element and said bonding pad.

2. The method of manufacturing a semiconductor device according to claim 1 , including depositing silicon oxide as said second insulating film.

3. The method of manufacturing a semiconductor device according to claim 2 , including depositing silicon nitride as said third insulating film.

Assignments (2)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
CHANGE OF NAME Recorded Sep 8, 2010
From: RENESAS TECHNOLOGY CORP.
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 024953/0224 →
Priority Claims (1)
JP 2003-101762 · Apr 4, 2003 · national
Continuity (2)
Division 1073237500 · Dec 11, 2003
Related Publication 20070176258A1 · Aug 2, 2007