IP Library Granted Patent US 8,492,890
Granted Patent B2
US 8,492,890 · App. 12/049,900 · Granted Jul 23, 2013

Semiconductor device and method for manufacturing thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,492,890
App. No.
12/049,900
Granted
Jul 23, 2013
Kind
B2
Abstract

A semiconductor device which includes a first semiconductor chip, a second semiconductor chip flip-chip bonded to the first semiconductor chip, a resin portion for sealing the first semiconductor chip and the second semiconductor chip such that a lower surface of the first semiconductor chip and an upper surface of the second semiconductor chip are exposed and a side surface of the first semiconductor chip is covered, and a post electrode which pierces the resin portion and is connected to the first semiconductor chip, and a manufacturing method thereof are provided.

Claims (19)

1. A semiconductor device comprising:

a first semiconductor chip;

a second semiconductor chip flip-chip bonded to the first semiconductor chip;

a resin portion for sealing the first semiconductor chip and the second semiconductor chip such that a lower surface of the first semiconductor chip and an upper surface of the second semiconductor chip are exposed and a side surface of the first semiconductor chip is at least partially covered, wherein the exposed lower surface of the first semiconductor chip is an exposed lower surface of the semiconductor device; and

a post electrode which pierces the resin portion and is physically connected to an upper surface of the first semiconductor chip, wherein side surfaces of the post electrode are at least partially covered by the resin portion.

2. The semiconductor device according to claim 1 , wherein the resin portion entirely covers the side surface of the first semiconductor chip.

3. The semiconductor device according to claim 1 , wherein the post electrode is formed of a stud bump.

4. The semiconductor device according to claim 1 , wherein the post electrode contains copper.

5. The semiconductor device according to claim 1 , further comprising a through electrode which pierces the first semiconductor chip and is connected to the post electrode.

6. The semiconductor device according to claim 1 , wherein the post electrode is electrically coupled with the first semiconductor chip and the second semiconductor chip.

7. The semiconductor device according to claim 1 , further comprising an insulated interposer to which the first semiconductor chip is mounted.

8. The semiconductor device according to claim 1 , wherein a thickness of the second semiconductor chip is approximately 50 um.

9. The semiconductor device according to claim 1 , wherein a thickness of the first semiconductor chip is approximately 50 um.

10. The semiconductor device according to claim 1 , wherein the resin portion has a thickness of approximately 80 um.

11. The semiconductor device according to claim 2 , wherein the resin portion covering the side surface of the first semiconductor chip is approximately 10 um thick.

12. The semiconductor device according to claim 1 , wherein a thickness of the second semiconductor chip is less than 100 um.

13. The semiconductor device according to claim 1 , wherein the resin portion is formed by spin coating.

14. The semiconductor device according to claim 13 , wherein the resin portion comprises a liquid resin containing no filler.

15. The semiconductor device according to claim 1 , wherein a top surface of the post electrode is exposed and level with the resin portion.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036055/0276 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 5, 2008
From: MEGURO, KOUICHI; ONODERA, MASANORI
To: SPANSION LLC
Reel/Frame 021055/0231 →