Memory with separate read and write paths

1. A memory unit comprising:

a giant magnetoresistance cell electrically coupled between a write bit line and a write source line, a write current passing through the giant magnetoresistance cell switches the giant magnetoresistance cell between a high resistance state and a low resistance state; and

a magnetic tunnel junction data cell electrically coupled between a read bit line and a read source line, the magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state by magnetostatic coupling with the giant magnetoresistance cell, and be read by a read current passing though the magnetic tunnel junction data cell;

wherein the giant magnetoresistance cell is electrically isolated from the magnetic tunnel junction cell.

2. A memory unit according to claim 1 , wherein the read source line and the write source line is a common source line and the read bit line is separately addressable from the write bit line and a write transistor is electrically coupled between the giant magnetoresistance cell and the common source line, and a read transistor is electrically coupled between the magnetic tunnel junction cell and the common source line.

3. A memory unit according to claim 1 , wherein the read bit line and the write bit line is a common bit line and the read source line is separately addressable from the write source line and a write transistor is electrically coupled between the write source line and the giant magnetoresistance cell, and a read transistor is electrically coupled between the read source line and the magnetic tunnel junction data cell.

4. A memory unit according to claim 1 , wherein the read bit line and the word bit line is a common bit line electrically connected to a non-magnetic electrically conducting element, and the non-magnetic electrically conducting element separates the magnetic tunnel junction data cell from the giant magnetoresistance cell, and the read source line is separately addressable from the write source line.

5. A memory unit according to claim 4 , wherein the magnetic tunnel junction data cell comprises a free magnetic layer separated from a pinned magnetic layer by an oxide barrier layer and the giant magnetoresistance cell comprises a free magnetic layer separated from a pinned magnetic layer by a non-magnetic electrically conducting layer, and the free magnetic layer of the magnetic tunnel junction data cell is separated from the free magnetic layer of the giant magnetoresistance cell by the non-magnetic electrically conducting element.

6. A memory unit according to claim 1 , wherein the magnetic tunnel junction data cell comprises a free magnetic layer separated from a pinned magnetic layer by an oxide barrier layer and the giant magnetoresistance cell comprises a free magnetic layer separated from a pinned magnetic layer by a non-magnetic electrically conducting layer, and the free magnetic layer of the magnetic tunnel junction data cell is adjacent to the free magnetic layer of the giant magnetoresistance cell, and the pinned magnetic layer of the magnetic tunnel junction data cell is not adjacent to the pinned magnetic layer of the giant magnetoresistance cell.

7. A memory unit according to claim 1 , wherein the read bit line and the write bit line are separately addressable and the read source line is separately addressable from the write source line.

8. A memory unit according to claim 1 , wherein the giant magnetoresistance cell is spaced apart from the magnetic tunnel junction data cell a distance sufficient to prevent magnetostatic coupling between the giant magnetoresistance cell and the magnetic tunnel junction data cell, and the memory unit further comprises bridge of magnetic dots at least partially extending between the giant magnetoresistance cell and the magnetic tunnel junction data cell that provides magnetostatic coupling between the giant magnetoresistance cell and the magnetic tunnel junction data cell.

9. A memory unit according to claim 1 , wherein the giant magnetoresistance cell is electrically connected to a write transistor and the write transistor is electrically connected to a write word line, and the magnetic tunnel junction data cell is electrically connected to a read transistor and the read transistor is electrically connected to a read word line.

10. A memory unit according to claim 1 , wherein the giant magnetoresistance cell has a first free magnetic layer volume and the magnetic tunnel junction data cell has a second free magnetic layer volume, and the second free magnetic layer volume is less than the first free magnetic layer volume.

11. A memory unit according to claim 1 , wherein the giant magnetoresistance cell and the magnetic tunnel junction data cell are separated from each other.

12. A memory array comprising two or more memory units according to claim 1 arranged and configured in an array.

13. A method comprising:

passing a write current through a giant magnetoresistance cell to switch a free magnetic layer of the giant magnetoresistance cell between a high resistance state and a low resistance state;

switching a free layer of a magnetic tunnel junction data cell between a high resistance state and a low resistance state by magnetostatic coupling with the free magnetic layer of the giant magnetoresistance cell, wherein the giant magnetoresistance cell is electrically isolated from the magnetic tunnel junction cell; and

reading the resistance state of the magnetic tunnel junction data cell by passing a reading current through the magnetic tunnel junction data cell.

14. A method according to claim 13 , wherein the write current has a write current path and the read current has a read current path and the write current path is different than the read current path.

15. A method according to claim 13 , wherein the write current does not pass through the magnetic tunnel junction data cell and the read current does not pass through the giant magnetoresistance cell.